Home
last modified time | relevance | path

Searched refs:eClk (Results 1 – 25 of 30) sorted by relevance

12

/utopia/UTPA2-700.0.x/modules/hwi2c/drv/hwi2c/
H A DdrvHWI2C.c497 static MS_BOOL _MDrv_HWI2C_SetClk(MS_U8 u8Port, HWI2C_CLKSEL eClk) in _MDrv_HWI2C_SetClk() argument
502 HWI2C_DBG_INFO("Port%d clk: %u\n", u8Port, eClk); in _MDrv_HWI2C_SetClk()
510 if (eClk >= E_HWI2C_NOSUP) in _MDrv_HWI2C_SetClk()
512 HWI2C_DBG_ERR("Clock [%u] is not supported!\n",eClk); in _MDrv_HWI2C_SetClk()
523 g_u16DelayFactor[u8Port] = (MS_U16)(1<<(eClk)); in _MDrv_HWI2C_SetClk()
524 return HAL_HWI2C_SetClk(u32Offset,(HAL_HWI2C_CLKSEL)eClk); in _MDrv_HWI2C_SetClk()
762 MS_BOOL MDrv_HWI2C_SetClk_U2K(HWI2C_CLKSEL eClk) in MDrv_HWI2C_SetClk_U2K() argument
765 return _MDrv_HWI2C_SetClk(g_HWI2CPortIdx, eClk); in MDrv_HWI2C_SetClk_U2K()
892 MS_BOOL MDrv_HWI2C_SetClkP1(HWI2C_CLKSEL eClk) in MDrv_HWI2C_SetClkP1() argument
895 return _MDrv_HWI2C_SetClk(HWI2C_PORT1, eClk); in MDrv_HWI2C_SetClkP1()
[all …]
H A DdrvHWI2C_private.h64 HWI2C_CLKSEL eClk; member
115 HWI2C_CLKSEL eClk; member
H A DmdrvHWI2C.c33 extern MS_BOOL _MDrv_HWI2C_SetClk(HWI2C_CLKSEL eClk);
259 u32Ret = psHWI2CInstPri->fpHWI2CSetClk(param->privateSetClk.eClk); in HWI2CIoctl()
/utopia/UTPA2-700.0.x/mxlib/include/
H A DdrvHWI2C.h414 MS_BOOL MDrv_HWI2C_SetClk(HWI2C_CLKSEL eClk);
477 MS_BOOL MDrv_HWI2C_SetClkP1(HWI2C_CLKSEL eClk);
659 MS_BOOL MDrv_HWI2C_SetClk_U2K(HWI2C_CLKSEL eClk);
686 …MS_U32 uAddrCnt, MS_U8 *pRegAddr, MS_U32 uSize, MS_U8 *pData, HWI2C_PORT ePort, HWI2C_CLKSEL eClk);
695 …MS_U32 uAddrCnt, MS_U8 *pRegAddr, MS_U32 uSize, MS_U8 *pData, HWI2C_PORT ePort, HWI2C_CLKSEL eClk);
H A DdrvHWI2C_v2.h63 HWI2C_CLKSEL eClk; member
114 HWI2C_CLKSEL eClk; member
H A DapiDMX.h2650 DMX_FILTER_STATUS MApi_DMX_Pvr_Eng_SetRecordStampClk(DMX_PVR_ENG Eng, DMX_TimeStamp_Clk eClk);
2681 DMX_FILTER_STATUS MApi_DMX_Pvr_Eng_SetPlaybackStampClk(MS_U8 u8Eng, DMX_TimeStamp_Clk eClk);
3339 DMX_FILTER_STATUS MApi_DMX_MMFI_TimeStampClk(DMX_MMFI_PATH ePath, DMX_TimeStamp_Clk eClk);
H A DapiDMX_tsio_v2.h229 TSIO_CLK eClk; member
H A DapiDMX_tsio.h256 DMX_FILTER_STATUS SYMBOL_WEAK MApi_DMX_TSIO_Open(TSIO_CLK eClk);
/utopia/UTPA2-700.0.x/modules/sc/hal/k6lite/sc/
H A DhalSC.c280 void HAL_SC_SetClk(MS_U8 u8SCID, HAL_SC_CLK_CTRL eClk) in HAL_SC_SetClk() argument
290 switch (eClk) in HAL_SC_SetClk()
324 switch (eClk) in HAL_SC_SetClk()
837 MS_BOOL HAL_SC_SetUartDiv(MS_U8 u8SCID, HAL_SC_CLK_CTRL eClk, MS_U16 u16ClkDiv) in HAL_SC_SetUartDiv() argument
851 switch (eClk) in HAL_SC_SetUartDiv()
884 HAL_SC_SetClk(u8SCID,eClk); in HAL_SC_SetUartDiv()
H A DhalSC.h276 void HAL_SC_SetClk(MS_U8 u8SCID, HAL_SC_CLK_CTRL eClk);
302 MS_BOOL HAL_SC_SetUartDiv(MS_U8 u8SCID, HAL_SC_CLK_CTRL eClk, MS_U16 u16ClkDiv);
/utopia/UTPA2-700.0.x/modules/sc/hal/k6/sc/
H A DhalSC.c220 void HAL_SC_SetClk(MS_U8 u8SCID, HAL_SC_CLK_CTRL eClk) in HAL_SC_SetClk() argument
230 switch (eClk) in HAL_SC_SetClk()
264 switch (eClk) in HAL_SC_SetClk()
788 MS_BOOL HAL_SC_SetUartDiv(MS_U8 u8SCID, HAL_SC_CLK_CTRL eClk, MS_U16 u16ClkDiv) in HAL_SC_SetUartDiv() argument
860 switch (eClk) in HAL_SC_SetUartDiv()
893 HAL_SC_SetClk(u8SCID,eClk); in HAL_SC_SetUartDiv()
H A DhalSC.h276 void HAL_SC_SetClk(MS_U8 u8SCID, HAL_SC_CLK_CTRL eClk);
302 MS_BOOL HAL_SC_SetUartDiv(MS_U8 u8SCID, HAL_SC_CLK_CTRL eClk, MS_U16 u16ClkDiv);
/utopia/UTPA2-700.0.x/modules/dmx/hal/k6/tsio/
H A DhalTSIO.c1773 static MS_U8 _HAL_TSIO_Analogphase_Tableswitch(HAL_TSIO_CLK eClk) in _HAL_TSIO_Analogphase_Tableswitch() argument
1777 switch (eClk) in _HAL_TSIO_Analogphase_Tableswitch()
1799 void HAL_TSIO_Analogphase_Init(HAL_TSIO_CLK eClk, MS_BOOL bLoopback) in HAL_TSIO_Analogphase_Init() argument
1805 u8Phasetable = _HAL_TSIO_Analogphase_Tableswitch(eClk); in HAL_TSIO_Analogphase_Init()
1890 switch(eClk) in HAL_TSIO_Analogphase_Init()
H A DhalTSIO.h357 void HAL_TSIO_Analogphase_Init(HAL_TSIO_CLK eClk, MS_BOOL bLoopback);
/utopia/UTPA2-700.0.x/modules/dmx/hal/k6lite/tsio/
H A DhalTSIO.c1773 static MS_U8 _HAL_TSIO_Analogphase_Tableswitch(HAL_TSIO_CLK eClk) in _HAL_TSIO_Analogphase_Tableswitch() argument
1777 switch (eClk) in _HAL_TSIO_Analogphase_Tableswitch()
1799 void HAL_TSIO_Analogphase_Init(HAL_TSIO_CLK eClk, MS_BOOL bLoopback) in HAL_TSIO_Analogphase_Init() argument
1805 u8Phasetable = _HAL_TSIO_Analogphase_Tableswitch(eClk); in HAL_TSIO_Analogphase_Init()
1890 switch(eClk) in HAL_TSIO_Analogphase_Init()
H A DhalTSIO.h357 void HAL_TSIO_Analogphase_Init(HAL_TSIO_CLK eClk, MS_BOOL bLoopback);
/utopia/UTPA2-700.0.x/projects/tmplib/include/
H A DdrvHWI2C_v2.h63 HWI2C_CLKSEL eClk; member
114 HWI2C_CLKSEL eClk; member
H A DdrvHWI2C.h396 MS_BOOL MDrv_HWI2C_SetClk(HWI2C_CLKSEL eClk);
459 MS_BOOL MDrv_HWI2C_SetClkP1(HWI2C_CLKSEL eClk);
H A DapiDMX.h2109 DMX_FILTER_STATUS MApi_DMX_Pvr_Eng_SetRecordStampClk(DMX_PVR_ENG Eng, DMX_TimeStamp_Clk eClk);
2139 DMX_FILTER_STATUS MApi_DMX_Pvr_Eng_SetPlaybackStampClk(MS_U8 u8Eng, DMX_TimeStamp_Clk eClk);
2795 DMX_FILTER_STATUS MApi_DMX_MMFI_TimeStampClk(DMX_MMFI_PATH ePath, DMX_TimeStamp_Clk eClk);
H A DapiDMX_v2.h494 DMX_TimeStamp_Clk eClk; member
/utopia/UTPA2-700.0.x/modules/dmx/api/dmx/
H A DapiDMX_v2.c5083 DMX_FILTER_STATUS MApi_DMX_MMFI_TimeStampClk(DMX_MMFI_PATH ePath, DMX_TimeStamp_Clk eClk) in MApi_DMX_MMFI_TimeStampClk() argument
5096 u32Param[1] = (MS_U32)eClk; in MApi_DMX_MMFI_TimeStampClk()
5110 return _MApi_DMX_MMFI_TimeStampClk(ePath, eClk); in MApi_DMX_MMFI_TimeStampClk()
5892 TimestampClk.eClk = eClkSrc; in MApi_DMX_Pvr_Eng_SetPlaybackStampClk()
5925 TimestampClk.eClk = eClkSrc; in MApi_DMX_Pvr_Eng_SetRecordStampClk()
8415 DMX_FILTER_STATUS MApi_DMX_TSIO_Open(TSIO_CLK eClk) in MApi_DMX_TSIO_Open() argument
8426 param.eClk = eClk; in MApi_DMX_TSIO_Open()
8441 return _MApi_DMX_TSIO_Open(eClk); in MApi_DMX_TSIO_Open()
H A DapiDMX_private.h412 typedef DMX_FILTER_STATUS (*IOCTL_DMX_TSIO_Open)(TSIO_CLK eClk);
785 DMX_FILTER_STATUS _MApi_DMX_MMFI_TimeStampClk(DMX_MMFI_PATH ePath, DMX_TimeStamp_Clk eClk);
921 DMX_FILTER_STATUS _MApi_DMX_TSIO_Open(TSIO_CLK eClk);
H A DmapiDMX.c1087 …psDmxInstPri->fpDMXFileEngSetPlayStampClk((MS_U8)(pStampClkParam->u32EngId), pStampClkParam->eClk); in DMXIoctl()
1192 …stPri->fpDMXPvrEngSetRecordStampClk((DMX_PVR_ENG)(pStampClkParam->u32EngId), pStampClkParam->eClk); in DMXIoctl()
1941 pstTSIOOpen->u32Res = (MS_U32)psDmxInstPri->fpDMXTSIOOpen(pstTSIOOpen->eClk); in DMXIoctl()
/utopia/UTPA2-700.0.x/modules/dmx/drv/tsio/
H A DdrvTSIO.h290 TSIO_Result MDrv_TSIO_Open(DRVTSIO_CLK eClk);
H A DdrvTSIO.c992 TSIO_Result MDrv_TSIO_Open(DRVTSIO_CLK eClk) in MDrv_TSIO_Open() argument
997 _ptsio_res->_eClk = (HAL_TSIO_CLK)eClk; in MDrv_TSIO_Open()

12