Home
last modified time | relevance | path

Searched refs:REG_EVDPLL_BASE (Results 1 – 13 of 13) sorted by relevance

/utopia/UTPA2-700.0.x/modules/vdec_v3/hal/M7821/hvd_v3/
H A DregHVD_EX.h389 #define REG_EVDPLL_BASE (0x10B00) macro
390 #define REG_EVDPLL_PD (REG_EVDPLL_BASE + ((0x0041) << 1))
393 #define REG_EVDPLL_LOOP_DIV_SECOND (REG_EVDPLL_BASE+(0x0043<<1))
/utopia/UTPA2-700.0.x/modules/vdec_v3/hal/M7621/hvd_v3/
H A DregHVD_EX.h389 #define REG_EVDPLL_BASE (0x10B00) macro
390 #define REG_EVDPLL_PD (REG_EVDPLL_BASE + ((0x0041) << 1))
393 #define REG_EVDPLL_LOOP_DIV_SECOND (REG_EVDPLL_BASE+(0x0043<<1))
/utopia/UTPA2-700.0.x/modules/vdec_v3/hal/manhattan/hvd_v3/
H A DregHVD_EX.h389 #define REG_EVDPLL_BASE (0x10B00) macro
390 #define REG_EVDPLL_PD (REG_EVDPLL_BASE + ((0x0041) << 1))
393 #define REG_EVDPLL_LOOP_DIV_SECOND (REG_EVDPLL_BASE+(0x0043<<1))
/utopia/UTPA2-700.0.x/modules/vdec_v3/hal/macan/hvd_v3/
H A DregHVD_EX.h389 #define REG_EVDPLL_BASE (0x10B00) macro
390 #define REG_EVDPLL_PD (REG_EVDPLL_BASE + ((0x0041) << 1))
393 #define REG_EVDPLL_LOOP_DIV_SECOND (REG_EVDPLL_BASE+(0x0043<<1))
/utopia/UTPA2-700.0.x/modules/vdec_v3/hal/maxim/hvd_v3/
H A DregHVD_EX.h389 #define REG_EVDPLL_BASE (0x10B00) macro
390 #define REG_EVDPLL_PD (REG_EVDPLL_BASE + ((0x0041) << 1))
393 #define REG_EVDPLL_LOOP_DIV_SECOND (REG_EVDPLL_BASE+(0x0043<<1))
/utopia/UTPA2-700.0.x/modules/vdec_v3/hal/maserati/hvd_v3/
H A DregHVD_EX.h389 #define REG_EVDPLL_BASE (0x10B00) macro
390 #define REG_EVDPLL_PD (REG_EVDPLL_BASE + ((0x0041) << 1))
393 #define REG_EVDPLL_LOOP_DIV_SECOND (REG_EVDPLL_BASE+(0x0043<<1))
/utopia/UTPA2-700.0.x/modules/vdec_v3/hal/mooney/hvd_v3/
H A DregHVD_EX.h401 #define REG_EVDPLL_BASE (0x10B00) macro
402 #define REG_EVDPLL_PD (REG_EVDPLL_BASE + ((0x0041) << 1))
405 #define REG_EVDPLL_LOOP_DIV_SECOND (REG_EVDPLL_BASE+(0x0043<<1))
/utopia/UTPA2-700.0.x/modules/vdec_v3/hal/k6/hvd_v3/
H A DregHVD_EX.h529 #define REG_EVDPLL_BASE (0x10900) macro
530 #define REG_EVDPLL_PD (REG_EVDPLL_BASE + ((0x0041) << 1))
533 #define REG_EVDPLL_LOOP_DIV_SECOND (REG_EVDPLL_BASE+(0x0043<<1))
/utopia/UTPA2-700.0.x/modules/vdec_v3/hal/curry/hvd_v3/
H A DregHVD_EX.h529 #define REG_EVDPLL_BASE (0x10900) macro
530 #define REG_EVDPLL_PD (REG_EVDPLL_BASE + ((0x0041) << 1))
533 #define REG_EVDPLL_LOOP_DIV_SECOND (REG_EVDPLL_BASE+(0x0043<<1))
/utopia/UTPA2-700.0.x/modules/vdec_v3/hal/k6lite/hvd_v3/
H A DregHVD_EX.h529 #define REG_EVDPLL_BASE (0x10900) macro
530 #define REG_EVDPLL_PD (REG_EVDPLL_BASE + ((0x0041) << 1))
533 #define REG_EVDPLL_LOOP_DIV_SECOND (REG_EVDPLL_BASE+(0x0043<<1))
/utopia/UTPA2-700.0.x/modules/vdec_v3/hal/messi/hvd_v3/
H A DregHVD_EX.h388 #define REG_EVDPLL_BASE (0x10B00) macro
389 #define REG_EVDPLL_PD (REG_EVDPLL_BASE + ((0x0041) << 1))
/utopia/UTPA2-700.0.x/modules/vdec_v3/hal/mainz/hvd_v3/
H A DregHVD_EX.h388 #define REG_EVDPLL_BASE (0x10B00) macro
389 #define REG_EVDPLL_PD (REG_EVDPLL_BASE + ((0x0041) << 1))
/utopia/UTPA2-700.0.x/modules/vdec_lite/hal/kano/hvd_lite/
H A DregHVD_EX.h408 #define REG_EVDPLL_BASE (0x10B00) macro
409 #define REG_EVDPLL_PD (REG_EVDPLL_BASE + ((0x0041) << 1))