Home
last modified time | relevance | path

Searched refs:REG_BDMA_CTRL (Results 1 – 10 of 10) sorted by relevance

/utopia/UTPA2-700.0.x/modules/dscmb/hal/k6/ca2/
H A DhalCA.c1025 REG32(REG_BDMA_CTRL) = 0x0; //disable in HAL_CA_BGC_LoadFW()
1033 REG32(REG_BDMA_CTRL) = 0x1; // triger bdma in HAL_CA_BGC_LoadFW()
1034 while((REG32(REG_BDMA_CTRL) & 0x1) != 0); //wait bdma done in HAL_CA_BGC_LoadFW()
H A DregCA.h183 #define REG_BDMA_CTRL (REG_BDMA_BASE + 0x0) macro
/utopia/UTPA2-700.0.x/modules/dscmb/hal/k6lite/ca2/
H A DhalCA.c1018 REG32(REG_BDMA_CTRL) = 0x0; //disable in HAL_CA_BGC_LoadFW()
1026 REG32(REG_BDMA_CTRL) = 0x1; // triger bdma in HAL_CA_BGC_LoadFW()
1027 while((REG32(REG_BDMA_CTRL) & 0x1) != 0); //wait bdma done in HAL_CA_BGC_LoadFW()
H A DregCA.h183 #define REG_BDMA_CTRL (REG_BDMA_BASE + 0x0) macro
/utopia/UTPA2-700.0.x/modules/dscmb/hal/curry/ca2/
H A DhalCA.c1019 REG32(REG_BDMA_CTRL) = 0x0; //disable in HAL_CA_BGC_LoadFW()
1027 REG32(REG_BDMA_CTRL) = 0x1; // triger bdma in HAL_CA_BGC_LoadFW()
1028 while((REG32(REG_BDMA_CTRL) & 0x1) != 0); //wait bdma done in HAL_CA_BGC_LoadFW()
H A DregCA.h183 #define REG_BDMA_CTRL (REG_BDMA_BASE + 0x0) macro
/utopia/UTPA2-700.0.x/modules/dscmb/hal/k7u/ca2/
H A DhalCA.c1022 REG32(REG_BDMA_CTRL) = 0x0; //disable in HAL_CA_BGC_LoadFW()
1030 REG32(REG_BDMA_CTRL) = 0x1; // triger bdma in HAL_CA_BGC_LoadFW()
1031 while((REG32(REG_BDMA_CTRL) & 0x1) != 0); //wait bdma done in HAL_CA_BGC_LoadFW()
H A DregCA.h183 #define REG_BDMA_CTRL (REG_BDMA_BASE + 0x0) macro
/utopia/UTPA2-700.0.x/modules/dscmb/hal/kano/ca2/
H A DhalCA.c1022 REG32(REG_BDMA_CTRL) = 0x0; //disable in HAL_CA_BGC_LoadFW()
1030 REG32(REG_BDMA_CTRL) = 0x1; // triger bdma in HAL_CA_BGC_LoadFW()
1031 while((REG32(REG_BDMA_CTRL) & 0x1) != 0); //wait bdma done in HAL_CA_BGC_LoadFW()
H A DregCA.h183 #define REG_BDMA_CTRL (REG_BDMA_BASE + 0x0) macro