Home
last modified time | relevance | path

Searched refs:MIU_PROTECT_DDR_512MB (Results 1 – 25 of 32) sorted by relevance

12

/utopia/UTPA2-700.0.x/modules/miu/hal/messi/miu/
H A DhalMIU.c843 HAL_MIU_WriteByte(u32RegAddr, MIU_PROTECT_DDR_512MB); in HAL_MIU_Dram_Size()
870 HAL_MIU_WriteByte(u32RegAddr, MIU_PROTECT_DDR_512MB); in HAL_MIU_Dram_Size()
897 HAL_MIU_WriteByte(u32RegAddr, MIU_PROTECT_DDR_512MB); in HAL_MIU_Dram_Size()
924 HAL_MIU_WriteByte(u32RegAddr, MIU_PROTECT_DDR_512MB); in HAL_MIU_Dram_Size()
984 case MIU_PROTECT_DDR_512MB: in HAL_MIU_Dram_ReadSize()
H A DregMIU.h133 #define MIU_PROTECT_DDR_512MB (0x90) macro
/utopia/UTPA2-700.0.x/modules/miu/hal/mainz/miu/
H A DhalMIU.c843 HAL_MIU_WriteByte(u32RegAddr, MIU_PROTECT_DDR_512MB); in HAL_MIU_Dram_Size()
870 HAL_MIU_WriteByte(u32RegAddr, MIU_PROTECT_DDR_512MB); in HAL_MIU_Dram_Size()
897 HAL_MIU_WriteByte(u32RegAddr, MIU_PROTECT_DDR_512MB); in HAL_MIU_Dram_Size()
924 HAL_MIU_WriteByte(u32RegAddr, MIU_PROTECT_DDR_512MB); in HAL_MIU_Dram_Size()
984 case MIU_PROTECT_DDR_512MB: in HAL_MIU_Dram_ReadSize()
H A DregMIU.h133 #define MIU_PROTECT_DDR_512MB (0x90) macro
/utopia/UTPA2-700.0.x/modules/miu/hal/mooney/miu/
H A DhalMIU.c842 HAL_MIU_WriteByte(u32RegAddr, MIU_PROTECT_DDR_512MB); in HAL_MIU_Dram_Size()
869 HAL_MIU_WriteByte(u32RegAddr, MIU_PROTECT_DDR_512MB); in HAL_MIU_Dram_Size()
896 HAL_MIU_WriteByte(u32RegAddr, MIU_PROTECT_DDR_512MB); in HAL_MIU_Dram_Size()
923 HAL_MIU_WriteByte(u32RegAddr, MIU_PROTECT_DDR_512MB); in HAL_MIU_Dram_Size()
H A DregMIU.h133 #define MIU_PROTECT_DDR_512MB (0x90) macro
/utopia/UTPA2-700.0.x/modules/miu/hal/maserati/miu/
H A DhalMIU.c936 HAL_MIU_WriteByte(u32RegAddr, MIU_PROTECT_DDR_512MB); in HAL_MIU_Dram_Size()
972 HAL_MIU_WriteByte(u32RegAddr, MIU_PROTECT_DDR_512MB); in HAL_MIU_Dram_Size()
1008 HAL_MIU_WriteByte(u32RegAddr, MIU_PROTECT_DDR_512MB); in HAL_MIU_Dram_Size()
1077 case MIU_PROTECT_DDR_512MB: in HAL_MIU_Dram_ReadSize()
H A DregMIU.h161 #define MIU_PROTECT_DDR_512MB (0x90) macro
/utopia/UTPA2-700.0.x/modules/miu/hal/M7821/miu/
H A DhalMIU.c942 HAL_MIU_WriteByte(u32RegAddr, MIU_PROTECT_DDR_512MB); in HAL_MIU_Dram_Size()
978 HAL_MIU_WriteByte(u32RegAddr, MIU_PROTECT_DDR_512MB); in HAL_MIU_Dram_Size()
1014 HAL_MIU_WriteByte(u32RegAddr, MIU_PROTECT_DDR_512MB); in HAL_MIU_Dram_Size()
1083 case MIU_PROTECT_DDR_512MB: in HAL_MIU_Dram_ReadSize()
H A DregMIU.h161 #define MIU_PROTECT_DDR_512MB (0x90) macro
/utopia/UTPA2-700.0.x/modules/miu/hal/M7621/miu/
H A DhalMIU.c839 HAL_MIU_WriteByte(u32RegAddr, MIU_PROTECT_DDR_512MB); in HAL_MIU_Dram_Size()
866 HAL_MIU_WriteByte(u32RegAddr, MIU_PROTECT_DDR_512MB); in HAL_MIU_Dram_Size()
923 case MIU_PROTECT_DDR_512MB: in HAL_MIU_Dram_ReadSize()
H A DregMIU.h144 #define MIU_PROTECT_DDR_512MB (0x90) macro
/utopia/UTPA2-700.0.x/modules/miu/hal/maxim/miu/
H A DhalMIU.c833 HAL_MIU_WriteByte(u32RegAddr, MIU_PROTECT_DDR_512MB); in HAL_MIU_Dram_Size()
860 HAL_MIU_WriteByte(u32RegAddr, MIU_PROTECT_DDR_512MB); in HAL_MIU_Dram_Size()
917 case MIU_PROTECT_DDR_512MB: in HAL_MIU_Dram_ReadSize()
H A DregMIU.h144 #define MIU_PROTECT_DDR_512MB (0x90) macro
/utopia/UTPA2-700.0.x/modules/miu/hal/manhattan/miu/
H A DhalMIU.c935 HAL_MIU_WriteByte(u32RegAddr, MIU_PROTECT_DDR_512MB); in HAL_MIU_Dram_Size()
962 HAL_MIU_WriteByte(u32RegAddr, MIU_PROTECT_DDR_512MB); in HAL_MIU_Dram_Size()
989 HAL_MIU_WriteByte(u32RegAddr, MIU_PROTECT_DDR_512MB); in HAL_MIU_Dram_Size()
H A DregMIU.h156 #define MIU_PROTECT_DDR_512MB (0x90) macro
/utopia/UTPA2-700.0.x/modules/miu/hal/macan/miu/
H A DhalMIU.c804 HAL_MIU_WriteByte(u32RegAddr, MIU_PROTECT_DDR_512MB); in HAL_MIU_Dram_Size()
831 HAL_MIU_WriteByte(u32RegAddr, MIU_PROTECT_DDR_512MB); in HAL_MIU_Dram_Size()
858 HAL_MIU_WriteByte(u32RegAddr, MIU_PROTECT_DDR_512MB); in HAL_MIU_Dram_Size()
/utopia/UTPA2-700.0.x/modules/miu/hal/mustang/miu/
H A DregMIU.h140 #define MIU_PROTECT_DDR_512MB (0x90) macro
/utopia/UTPA2-700.0.x/modules/miu/hal/k6lite/miu/
H A DregMIU.h143 #define MIU_PROTECT_DDR_512MB (0x90) macro
/utopia/UTPA2-700.0.x/modules/miu/hal/k6/miu/
H A DregMIU.h143 #define MIU_PROTECT_DDR_512MB (0x90) macro
/utopia/UTPA2-700.0.x/modules/miu/hal/k7u/miu/
H A DregMIU.h143 #define MIU_PROTECT_DDR_512MB (0x90) macro
/utopia/UTPA2-700.0.x/modules/miu/hal/maldives/miu/
H A DregMIU.h151 #define MIU_PROTECT_DDR_512MB (0x90) macro
H A DhalMIU.c840 HAL_MIU_WriteByte(u32RegAddr, MIU_PROTECT_DDR_512MB); in HAL_MIU_Dram_Size()
870 HAL_MIU_WriteByte(u32RegAddr, MIU_PROTECT_DDR_512MB); in HAL_MIU_Dram_Size()
/utopia/UTPA2-700.0.x/modules/miu/hal/curry/miu/
H A DregMIU.h152 #define MIU_PROTECT_DDR_512MB (0x90) macro
/utopia/UTPA2-700.0.x/modules/miu/hal/kano/miu/
H A DregMIU.h152 #define MIU_PROTECT_DDR_512MB (0x90) macro

12