Home
last modified time | relevance | path

Searched refs:FIQ_CFG0_RUSH_ENABLE (Results 1 – 22 of 22) sorted by relevance

/utopia/UTPA2-700.0.x/modules/dmx/hal/M7621/fq/
H A DhalFQ.c234 …Reg_fiq_config0), _SET_(_HAL_REG16_R(&(_REGFIQ[u32FQEng].Reg_fiq_config0)), FIQ_CFG0_RUSH_ENABLE)); in HAL_FQ_Rush_Enable()
235 …Reg_fiq_config0), _CLR_(_HAL_REG16_R(&(_REGFIQ[u32FQEng].Reg_fiq_config0)), FIQ_CFG0_RUSH_ENABLE)); in HAL_FQ_Rush_Enable()
359 if((_HAL_REG16_R(&(_REGFIQ[0].Reg_fiq_config0)) & FIQ_CFG0_RUSH_ENABLE) == 0) in HAL_FQ_SaveRegs()
361 …FIQ[0].Reg_fiq_config0), _SET_(_HAL_REG16_R(&(_REGFIQ[0].Reg_fiq_config0)), FIQ_CFG0_RUSH_ENABLE)); in HAL_FQ_SaveRegs()
380 FIQ_REG(0)= (_u16FQRegArray[0][0] | FIQ_CFG0_RUSH_ENABLE) & ~FIQ_CFG0_PVR_ENABLE; in HAL_FQ_RestoreRegs()
H A DregFQ.h138 #define FIQ_CFG0_RUSH_ENABLE 0x4000 //rush_en macro
/utopia/UTPA2-700.0.x/modules/dmx/hal/maxim/fq/
H A DhalFQ.c234 …Reg_fiq_config0), _SET_(_HAL_REG16_R(&(_REGFIQ[u32FQEng].Reg_fiq_config0)), FIQ_CFG0_RUSH_ENABLE)); in HAL_FQ_Rush_Enable()
235 …Reg_fiq_config0), _CLR_(_HAL_REG16_R(&(_REGFIQ[u32FQEng].Reg_fiq_config0)), FIQ_CFG0_RUSH_ENABLE)); in HAL_FQ_Rush_Enable()
359 if((_HAL_REG16_R(&(_REGFIQ[0].Reg_fiq_config0)) & FIQ_CFG0_RUSH_ENABLE) == 0) in HAL_FQ_SaveRegs()
361 …FIQ[0].Reg_fiq_config0), _SET_(_HAL_REG16_R(&(_REGFIQ[0].Reg_fiq_config0)), FIQ_CFG0_RUSH_ENABLE)); in HAL_FQ_SaveRegs()
380 FIQ_REG(0)= (_u16FQRegArray[0][0] | FIQ_CFG0_RUSH_ENABLE) & ~FIQ_CFG0_PVR_ENABLE; in HAL_FQ_RestoreRegs()
H A DregFQ.h138 #define FIQ_CFG0_RUSH_ENABLE 0x4000 //rush_en macro
/utopia/UTPA2-700.0.x/modules/dmx/hal/M7821/fq/
H A DhalFQ.c235 …Reg_fiq_config0), _SET_(_HAL_REG16_R(&(_REGFIQ[u32FQEng].Reg_fiq_config0)), FIQ_CFG0_RUSH_ENABLE)); in HAL_FQ_Rush_Enable()
236 …Reg_fiq_config0), _CLR_(_HAL_REG16_R(&(_REGFIQ[u32FQEng].Reg_fiq_config0)), FIQ_CFG0_RUSH_ENABLE)); in HAL_FQ_Rush_Enable()
359 if((_HAL_REG16_R(&(_REGFIQ[0].Reg_fiq_config0)) & FIQ_CFG0_RUSH_ENABLE) == 0) in HAL_FQ_SaveRegs()
361 …FIQ[0].Reg_fiq_config0), _SET_(_HAL_REG16_R(&(_REGFIQ[0].Reg_fiq_config0)), FIQ_CFG0_RUSH_ENABLE)); in HAL_FQ_SaveRegs()
380 FIQ_REG(0)= (_u16FQRegArray[0][0] | FIQ_CFG0_RUSH_ENABLE) & ~FIQ_CFG0_PVR_ENABLE; in HAL_FQ_RestoreRegs()
H A DregFQ.h138 #define FIQ_CFG0_RUSH_ENABLE 0x4000 //rush_en macro
/utopia/UTPA2-700.0.x/modules/dmx/hal/maserati/fq/
H A DhalFQ.c235 …Reg_fiq_config0), _SET_(_HAL_REG16_R(&(_REGFIQ[u32FQEng].Reg_fiq_config0)), FIQ_CFG0_RUSH_ENABLE)); in HAL_FQ_Rush_Enable()
236 …Reg_fiq_config0), _CLR_(_HAL_REG16_R(&(_REGFIQ[u32FQEng].Reg_fiq_config0)), FIQ_CFG0_RUSH_ENABLE)); in HAL_FQ_Rush_Enable()
359 if((_HAL_REG16_R(&(_REGFIQ[0].Reg_fiq_config0)) & FIQ_CFG0_RUSH_ENABLE) == 0) in HAL_FQ_SaveRegs()
361 …FIQ[0].Reg_fiq_config0), _SET_(_HAL_REG16_R(&(_REGFIQ[0].Reg_fiq_config0)), FIQ_CFG0_RUSH_ENABLE)); in HAL_FQ_SaveRegs()
380 FIQ_REG(0)= (_u16FQRegArray[0][0] | FIQ_CFG0_RUSH_ENABLE) & ~FIQ_CFG0_PVR_ENABLE; in HAL_FQ_RestoreRegs()
H A DregFQ.h138 #define FIQ_CFG0_RUSH_ENABLE 0x4000 //rush_en macro
/utopia/UTPA2-700.0.x/modules/dmx/hal/macan/fq/
H A DhalFQ.c191 …Reg_fiq_config0), _SET_(_HAL_REG16_R(&(_REGFIQ[u32FQEng].Reg_fiq_config0)), FIQ_CFG0_RUSH_ENABLE)); in HAL_FQ_Rush_Enable()
192 …Reg_fiq_config0), _CLR_(_HAL_REG16_R(&(_REGFIQ[u32FQEng].Reg_fiq_config0)), FIQ_CFG0_RUSH_ENABLE)); in HAL_FQ_Rush_Enable()
H A DregFQ.h136 #define FIQ_CFG0_RUSH_ENABLE 0x4000 //rush_en macro
/utopia/UTPA2-700.0.x/modules/dmx/hal/manhattan/fq/
H A DhalFQ.c194 …Reg_fiq_config0), _SET_(_HAL_REG16_R(&(_REGFIQ[u32FQEng].Reg_fiq_config0)), FIQ_CFG0_RUSH_ENABLE)); in HAL_FQ_Rush_Enable()
195 …Reg_fiq_config0), _CLR_(_HAL_REG16_R(&(_REGFIQ[u32FQEng].Reg_fiq_config0)), FIQ_CFG0_RUSH_ENABLE)); in HAL_FQ_Rush_Enable()
H A DregFQ.h136 #define FIQ_CFG0_RUSH_ENABLE 0x4000 //rush_en macro
/utopia/UTPA2-700.0.x/modules/dmx/hal/kano/fq/
H A DhalFQ.c181 …Reg_fiq_config0), _SET_(_HAL_REG16_R(&(_REGFIQ[u32FQEng].Reg_fiq_config0)), FIQ_CFG0_RUSH_ENABLE)); in HAL_FQ_Rush_Enable()
182 …Reg_fiq_config0), _CLR_(_HAL_REG16_R(&(_REGFIQ[u32FQEng].Reg_fiq_config0)), FIQ_CFG0_RUSH_ENABLE)); in HAL_FQ_Rush_Enable()
H A DregFQ.h136 #define FIQ_CFG0_RUSH_ENABLE 0x4000 //rush_en macro
/utopia/UTPA2-700.0.x/modules/dmx/hal/k6lite/fq/
H A DhalFQ.c180 …Reg_fiq_config0), _SET_(_HAL_REG16_R(&(_REGFIQ[u32FQEng].Reg_fiq_config0)), FIQ_CFG0_RUSH_ENABLE)); in HAL_FQ_Rush_Enable()
181 …Reg_fiq_config0), _CLR_(_HAL_REG16_R(&(_REGFIQ[u32FQEng].Reg_fiq_config0)), FIQ_CFG0_RUSH_ENABLE)); in HAL_FQ_Rush_Enable()
H A DregFQ.h136 #define FIQ_CFG0_RUSH_ENABLE 0x4000 //rush_en macro
/utopia/UTPA2-700.0.x/modules/dmx/hal/k6/fq/
H A DhalFQ.c180 …Reg_fiq_config0), _SET_(_HAL_REG16_R(&(_REGFIQ[u32FQEng].Reg_fiq_config0)), FIQ_CFG0_RUSH_ENABLE)); in HAL_FQ_Rush_Enable()
181 …Reg_fiq_config0), _CLR_(_HAL_REG16_R(&(_REGFIQ[u32FQEng].Reg_fiq_config0)), FIQ_CFG0_RUSH_ENABLE)); in HAL_FQ_Rush_Enable()
H A DregFQ.h136 #define FIQ_CFG0_RUSH_ENABLE 0x4000 //rush_en macro
/utopia/UTPA2-700.0.x/modules/dmx/hal/curry/fq/
H A DhalFQ.c203 …Reg_fiq_config0), _SET_(_HAL_REG16_R(&(_REGFIQ[u32FQEng].Reg_fiq_config0)), FIQ_CFG0_RUSH_ENABLE)); in HAL_FQ_Rush_Enable()
204 …Reg_fiq_config0), _CLR_(_HAL_REG16_R(&(_REGFIQ[u32FQEng].Reg_fiq_config0)), FIQ_CFG0_RUSH_ENABLE)); in HAL_FQ_Rush_Enable()
H A DregFQ.h136 #define FIQ_CFG0_RUSH_ENABLE 0x4000 //rush_en macro
/utopia/UTPA2-700.0.x/modules/dmx/hal/k7u/fq/
H A DhalFQ.c208 …Reg_fiq_config0), _SET_(_HAL_REG16_R(&(_REGFIQ[u32FQEng].Reg_fiq_config0)), FIQ_CFG0_RUSH_ENABLE)); in HAL_FQ_Rush_Enable()
209 …Reg_fiq_config0), _CLR_(_HAL_REG16_R(&(_REGFIQ[u32FQEng].Reg_fiq_config0)), FIQ_CFG0_RUSH_ENABLE)); in HAL_FQ_Rush_Enable()
H A DregFQ.h140 #define FIQ_CFG0_RUSH_ENABLE 0x4000 //rush_en macro