Home
last modified time | relevance | path

Searched refs:FIQ_CFG0_PVR_ENABLE (Results 1 – 22 of 22) sorted by relevance

/utopia/UTPA2-700.0.x/modules/dmx/hal/M7621/fq/
H A DhalFQ.c224 ….Reg_fiq_config0), _SET_(_HAL_REG16_R(&(_REGFIQ[u32FQEng].Reg_fiq_config0)), FIQ_CFG0_PVR_ENABLE)); in HAL_FQ_PVR_Start()
229 ….Reg_fiq_config0), _CLR_(_HAL_REG16_R(&(_REGFIQ[u32FQEng].Reg_fiq_config0)), FIQ_CFG0_PVR_ENABLE)); in HAL_FQ_PVR_Stop()
364 if(_HAL_REG16_R(&(_REGFIQ[0].Reg_fiq_config0)) & FIQ_CFG0_PVR_ENABLE) in HAL_FQ_SaveRegs()
366 …GFIQ[0].Reg_fiq_config0), _CLR_(_HAL_REG16_R(&(_REGFIQ[0].Reg_fiq_config0)), FIQ_CFG0_PVR_ENABLE)); in HAL_FQ_SaveRegs()
380 FIQ_REG(0)= (_u16FQRegArray[0][0] | FIQ_CFG0_RUSH_ENABLE) & ~FIQ_CFG0_PVR_ENABLE; in HAL_FQ_RestoreRegs()
390 if(_u16FQRegArray[0][0] & FIQ_CFG0_PVR_ENABLE) in HAL_FQ_RestoreRegs()
392 …GFIQ[0].Reg_fiq_config0), _SET_(_HAL_REG16_R(&(_REGFIQ[0].Reg_fiq_config0)), FIQ_CFG0_PVR_ENABLE)); in HAL_FQ_RestoreRegs()
H A DregFQ.h123 #define FIQ_CFG0_PVR_ENABLE 0x0002 //stream2miu_en macro
/utopia/UTPA2-700.0.x/modules/dmx/hal/maxim/fq/
H A DhalFQ.c224 ….Reg_fiq_config0), _SET_(_HAL_REG16_R(&(_REGFIQ[u32FQEng].Reg_fiq_config0)), FIQ_CFG0_PVR_ENABLE)); in HAL_FQ_PVR_Start()
229 ….Reg_fiq_config0), _CLR_(_HAL_REG16_R(&(_REGFIQ[u32FQEng].Reg_fiq_config0)), FIQ_CFG0_PVR_ENABLE)); in HAL_FQ_PVR_Stop()
364 if(_HAL_REG16_R(&(_REGFIQ[0].Reg_fiq_config0)) & FIQ_CFG0_PVR_ENABLE) in HAL_FQ_SaveRegs()
366 …GFIQ[0].Reg_fiq_config0), _CLR_(_HAL_REG16_R(&(_REGFIQ[0].Reg_fiq_config0)), FIQ_CFG0_PVR_ENABLE)); in HAL_FQ_SaveRegs()
380 FIQ_REG(0)= (_u16FQRegArray[0][0] | FIQ_CFG0_RUSH_ENABLE) & ~FIQ_CFG0_PVR_ENABLE; in HAL_FQ_RestoreRegs()
390 if(_u16FQRegArray[0][0] & FIQ_CFG0_PVR_ENABLE) in HAL_FQ_RestoreRegs()
392 …GFIQ[0].Reg_fiq_config0), _SET_(_HAL_REG16_R(&(_REGFIQ[0].Reg_fiq_config0)), FIQ_CFG0_PVR_ENABLE)); in HAL_FQ_RestoreRegs()
H A DregFQ.h123 #define FIQ_CFG0_PVR_ENABLE 0x0002 //stream2miu_en macro
/utopia/UTPA2-700.0.x/modules/dmx/hal/M7821/fq/
H A DhalFQ.c225 ….Reg_fiq_config0), _SET_(_HAL_REG16_R(&(_REGFIQ[u32FQEng].Reg_fiq_config0)), FIQ_CFG0_PVR_ENABLE)); in HAL_FQ_PVR_Start()
230 ….Reg_fiq_config0), _CLR_(_HAL_REG16_R(&(_REGFIQ[u32FQEng].Reg_fiq_config0)), FIQ_CFG0_PVR_ENABLE)); in HAL_FQ_PVR_Stop()
364 if(_HAL_REG16_R(&(_REGFIQ[0].Reg_fiq_config0)) & FIQ_CFG0_PVR_ENABLE) in HAL_FQ_SaveRegs()
366 …GFIQ[0].Reg_fiq_config0), _CLR_(_HAL_REG16_R(&(_REGFIQ[0].Reg_fiq_config0)), FIQ_CFG0_PVR_ENABLE)); in HAL_FQ_SaveRegs()
380 FIQ_REG(0)= (_u16FQRegArray[0][0] | FIQ_CFG0_RUSH_ENABLE) & ~FIQ_CFG0_PVR_ENABLE; in HAL_FQ_RestoreRegs()
390 if(_u16FQRegArray[0][0] & FIQ_CFG0_PVR_ENABLE) in HAL_FQ_RestoreRegs()
392 …GFIQ[0].Reg_fiq_config0), _SET_(_HAL_REG16_R(&(_REGFIQ[0].Reg_fiq_config0)), FIQ_CFG0_PVR_ENABLE)); in HAL_FQ_RestoreRegs()
H A DregFQ.h123 #define FIQ_CFG0_PVR_ENABLE 0x0002 //stream2miu_en macro
/utopia/UTPA2-700.0.x/modules/dmx/hal/maserati/fq/
H A DhalFQ.c225 ….Reg_fiq_config0), _SET_(_HAL_REG16_R(&(_REGFIQ[u32FQEng].Reg_fiq_config0)), FIQ_CFG0_PVR_ENABLE)); in HAL_FQ_PVR_Start()
230 ….Reg_fiq_config0), _CLR_(_HAL_REG16_R(&(_REGFIQ[u32FQEng].Reg_fiq_config0)), FIQ_CFG0_PVR_ENABLE)); in HAL_FQ_PVR_Stop()
364 if(_HAL_REG16_R(&(_REGFIQ[0].Reg_fiq_config0)) & FIQ_CFG0_PVR_ENABLE) in HAL_FQ_SaveRegs()
366 …GFIQ[0].Reg_fiq_config0), _CLR_(_HAL_REG16_R(&(_REGFIQ[0].Reg_fiq_config0)), FIQ_CFG0_PVR_ENABLE)); in HAL_FQ_SaveRegs()
380 FIQ_REG(0)= (_u16FQRegArray[0][0] | FIQ_CFG0_RUSH_ENABLE) & ~FIQ_CFG0_PVR_ENABLE; in HAL_FQ_RestoreRegs()
390 if(_u16FQRegArray[0][0] & FIQ_CFG0_PVR_ENABLE) in HAL_FQ_RestoreRegs()
392 …GFIQ[0].Reg_fiq_config0), _SET_(_HAL_REG16_R(&(_REGFIQ[0].Reg_fiq_config0)), FIQ_CFG0_PVR_ENABLE)); in HAL_FQ_RestoreRegs()
H A DregFQ.h123 #define FIQ_CFG0_PVR_ENABLE 0x0002 //stream2miu_en macro
/utopia/UTPA2-700.0.x/modules/dmx/hal/macan/fq/
H A DhalFQ.c181 ….Reg_fiq_config0), _SET_(_HAL_REG16_R(&(_REGFIQ[u32FQEng].Reg_fiq_config0)), FIQ_CFG0_PVR_ENABLE)); in HAL_FQ_PVR_Start()
186 ….Reg_fiq_config0), _CLR_(_HAL_REG16_R(&(_REGFIQ[u32FQEng].Reg_fiq_config0)), FIQ_CFG0_PVR_ENABLE)); in HAL_FQ_PVR_Stop()
H A DregFQ.h123 #define FIQ_CFG0_PVR_ENABLE 0x0002 //stream2miu_en macro
/utopia/UTPA2-700.0.x/modules/dmx/hal/manhattan/fq/
H A DhalFQ.c184 ….Reg_fiq_config0), _SET_(_HAL_REG16_R(&(_REGFIQ[u32FQEng].Reg_fiq_config0)), FIQ_CFG0_PVR_ENABLE)); in HAL_FQ_PVR_Start()
189 ….Reg_fiq_config0), _CLR_(_HAL_REG16_R(&(_REGFIQ[u32FQEng].Reg_fiq_config0)), FIQ_CFG0_PVR_ENABLE)); in HAL_FQ_PVR_Stop()
H A DregFQ.h123 #define FIQ_CFG0_PVR_ENABLE 0x0002 //stream2miu_en macro
/utopia/UTPA2-700.0.x/modules/dmx/hal/kano/fq/
H A DhalFQ.c171 ….Reg_fiq_config0), _SET_(_HAL_REG16_R(&(_REGFIQ[u32FQEng].Reg_fiq_config0)), FIQ_CFG0_PVR_ENABLE)); in HAL_FQ_PVR_Start()
176 ….Reg_fiq_config0), _CLR_(_HAL_REG16_R(&(_REGFIQ[u32FQEng].Reg_fiq_config0)), FIQ_CFG0_PVR_ENABLE)); in HAL_FQ_PVR_Stop()
H A DregFQ.h123 #define FIQ_CFG0_PVR_ENABLE 0x0002 //stream2miu_en macro
/utopia/UTPA2-700.0.x/modules/dmx/hal/k6lite/fq/
H A DhalFQ.c170 ….Reg_fiq_config0), _SET_(_HAL_REG16_R(&(_REGFIQ[u32FQEng].Reg_fiq_config0)), FIQ_CFG0_PVR_ENABLE)); in HAL_FQ_PVR_Start()
175 ….Reg_fiq_config0), _CLR_(_HAL_REG16_R(&(_REGFIQ[u32FQEng].Reg_fiq_config0)), FIQ_CFG0_PVR_ENABLE)); in HAL_FQ_PVR_Stop()
H A DregFQ.h123 #define FIQ_CFG0_PVR_ENABLE 0x0002 //stream2miu_en macro
/utopia/UTPA2-700.0.x/modules/dmx/hal/k6/fq/
H A DhalFQ.c170 ….Reg_fiq_config0), _SET_(_HAL_REG16_R(&(_REGFIQ[u32FQEng].Reg_fiq_config0)), FIQ_CFG0_PVR_ENABLE)); in HAL_FQ_PVR_Start()
175 ….Reg_fiq_config0), _CLR_(_HAL_REG16_R(&(_REGFIQ[u32FQEng].Reg_fiq_config0)), FIQ_CFG0_PVR_ENABLE)); in HAL_FQ_PVR_Stop()
H A DregFQ.h123 #define FIQ_CFG0_PVR_ENABLE 0x0002 //stream2miu_en macro
/utopia/UTPA2-700.0.x/modules/dmx/hal/curry/fq/
H A DhalFQ.c193 ….Reg_fiq_config0), _SET_(_HAL_REG16_R(&(_REGFIQ[u32FQEng].Reg_fiq_config0)), FIQ_CFG0_PVR_ENABLE)); in HAL_FQ_PVR_Start()
198 ….Reg_fiq_config0), _CLR_(_HAL_REG16_R(&(_REGFIQ[u32FQEng].Reg_fiq_config0)), FIQ_CFG0_PVR_ENABLE)); in HAL_FQ_PVR_Stop()
H A DregFQ.h123 #define FIQ_CFG0_PVR_ENABLE 0x0002 //stream2miu_en macro
/utopia/UTPA2-700.0.x/modules/dmx/hal/k7u/fq/
H A DhalFQ.c170 ….Reg_fiq_config0), _SET_(_HAL_REG16_R(&(_REGFIQ[u32FQEng].Reg_fiq_config0)), FIQ_CFG0_PVR_ENABLE)); in HAL_FQ_PVR_Start()
175 ….Reg_fiq_config0), _CLR_(_HAL_REG16_R(&(_REGFIQ[u32FQEng].Reg_fiq_config0)), FIQ_CFG0_PVR_ENABLE)); in HAL_FQ_PVR_Stop()
H A DregFQ.h126 #define FIQ_CFG0_PVR_ENABLE 0x0002 //stream2miu_en macro