Home
last modified time | relevance | path

Searched refs:set_pll (Results 1 – 12 of 12) sorted by relevance

/rk3399_rockchip-uboot/arch/arm/mach-exynos/
H A Dclock_init_exynos5.c622 val = set_pll(arm_clk_ratio->apll_mdiv, arm_clk_ratio->apll_pdiv, in exynos5250_system_clock_init()
630 val = set_pll(mem->mpll_mdiv, mem->mpll_pdiv, mem->mpll_sdiv); in exynos5250_system_clock_init()
637 val = set_pll(mem->bpll_mdiv, mem->bpll_pdiv, mem->bpll_sdiv); in exynos5250_system_clock_init()
644 val = set_pll(mem->cpll_mdiv, mem->cpll_pdiv, mem->cpll_sdiv); in exynos5250_system_clock_init()
651 val = set_pll(mem->gpll_mdiv, mem->gpll_pdiv, mem->gpll_sdiv); in exynos5250_system_clock_init()
659 val = set_pll(mem->epll_mdiv, mem->epll_pdiv, mem->epll_sdiv); in exynos5250_system_clock_init()
667 val = set_pll(mem->vpll_mdiv, mem->vpll_pdiv, mem->vpll_sdiv); in exynos5250_system_clock_init()
823 val = set_pll(arm_clk_ratio->apll_mdiv, in exynos5420_system_clock_init()
841 val = set_pll(mem->kpll_mdiv, mem->kpll_pdiv, mem->kpll_sdiv); in exynos5420_system_clock_init()
851 val = set_pll(mem->mpll_mdiv, mem->mpll_pdiv, mem->mpll_sdiv); in exynos5420_system_clock_init()
[all …]
H A Dexynos5_setup.h23 #define set_pll(mdiv, pdiv, sdiv) (1<<31 | mdiv<<16 | pdiv<<8 | sdiv) macro
/rk3399_rockchip-uboot/drivers/video/drm/
H A Drockchip_phy.c49 if (phy->funcs && phy->funcs->set_pll) in rockchip_phy_set_pll()
50 return phy->funcs->set_pll(phy, rate); in rockchip_phy_set_pll()
H A Drockchip_phy.h23 unsigned long (*set_pll)(struct rockchip_phy *phy, unsigned long rate); member
H A Dinno_mipi_phy.c763 .set_pll = inno_mipi_dphy_set_pll,
H A Dinno_video_combo_phy.c952 .set_pll = inno_video_phy_set_pll,
H A Dsamsung_mipi_dcphy.c1910 .set_pll = samsung_mipi_dcphy_set_pll,
H A Drockchip-inno-hdmi-phy.c1390 .set_pll = inno_hdmi_phy_set_pll,
H A Drockchip_dw_hdmi_qp.c1582 .set_pll = rockchip_hdmi_qp_set_pll,
H A Ddw_hdmi_qp.c1137 hdmi->phy.ops->set_pll(conn, hdmi->rk_hdmi, state); in dw_hdmi_setup()
H A Dphy-rockchip-samsung-hdptx-hdmi.c1888 .set_pll = rockchip_hdptx_phy_clk_set_rate,
/rk3399_rockchip-uboot/include/linux/
H A Ddw_hdmi.h152 void (*set_pll)(struct rockchip_connector *conn, void *hdmi, void *data); member