| #
4ae62432 |
| 27-Mar-2025 |
Algea Cao <algea.cao@rock-chips.com> |
video/drm: dw-hdmi-qp: Enable dsc according to actual situation
1.Determine whether to enable dsc based on the current resolution and color format.
2.Determine the dsc format of the output accordin
video/drm: dw-hdmi-qp: Enable dsc according to actual situation
1.Determine whether to enable dsc based on the current resolution and color format.
2.Determine the dsc format of the output according to the capability of sink.
Change-Id: Iaf0b4bb4209cd8dedf31e5ea1269477ced2fde4b Signed-off-by: Algea Cao <algea.cao@rock-chips.com>
show more ...
|
| #
a5b57a22 |
| 11-Apr-2024 |
Algea Cao <algea.cao@rock-chips.com> |
video/drm: dw-hdmi-qp: Fix force 4k120 output yuv420
Change-Id: If5b4c822150798716048763cceefd5a41315f02e Signed-off-by: Algea Cao <algea.cao@rock-chips.com>
|
| #
2a6ff424 |
| 05-Mar-2024 |
Algea Cao <algea.cao@rock-chips.com> |
video/drm: dw-hdmi-qp: Allow 4K120/8K30 output rgb/yuv444
Keep color select consistent with kernel.
Change-Id: Ic6cb900bb90dce4bb632191dbe45893a1c94a6a9 Signed-off-by: Algea Cao <algea.cao@rock-chi
video/drm: dw-hdmi-qp: Allow 4K120/8K30 output rgb/yuv444
Keep color select consistent with kernel.
Change-Id: Ic6cb900bb90dce4bb632191dbe45893a1c94a6a9 Signed-off-by: Algea Cao <algea.cao@rock-chips.com>
show more ...
|
| #
463abfcc |
| 25-Feb-2024 |
Algea Cao <algea.cao@rock-chips.com> |
video/drm: dw-hdmi-qp: Support rk3576
Change-Id: I43dec093c33f730a76e91ebbe31a006b979d389d Signed-off-by: Algea Cao <algea.cao@rock-chips.com>
|
| #
af006bcb |
| 05-Aug-2023 |
Chen Shunqing <csq@rock-chips.com> |
video/drm: dw-hdmi-qp: add bridge support
Change-Id: Ib45235afcaaf126b4ee7856a5b37cbbeea9517d7 Signed-off-by: Chen Shunqing <csq@rock-chips.com>
|
| #
1d642d95 |
| 16-Aug-2023 |
Algea Cao <algea.cao@rock-chips.com> |
video/drm: dw-hdmi-qp: Add hdmi connector check
If hdmi bind to vp1 and it is 8K mode now, hdmi logo display will be turned off and the hdmi logo on flag must be cleared. Otherwise, it will cause ke
video/drm: dw-hdmi-qp: Add hdmi connector check
If hdmi bind to vp1 and it is 8K mode now, hdmi logo display will be turned off and the hdmi logo on flag must be cleared. Otherwise, it will cause kernel misjudgment.
Change-Id: I40ff7b5e4475886505f9fc3cc6f00e992cb68615 Signed-off-by: Algea Cao <algea.cao@rock-chips.com>
show more ...
|
| #
200f72c9 |
| 04-Aug-2023 |
Algea Cao <algea.cao@rock-chips.com> |
video/drm: dw-hdmi-qp: When enable-gpio is not configured filter hdmi 2.1 resolution
Change-Id: I4e8347480d3fcd47be75a936145ebdaee742a6a4 Signed-off-by: Algea Cao <algea.cao@rock-chips.com>
|
| #
37b17b57 |
| 16-Aug-2022 |
Algea Cao <algea.cao@rock-chips.com> |
video/drm: dw-hdmi-qp: Allow 4K-60Hz YUV444/YUV422/RGB output
Signed-off-by: Algea Cao <algea.cao@rock-chips.com> Change-Id: Ib597c8f4f555f47eccd43a0e6c6fae17de3d98ed
|
| #
bc291652 |
| 16-Aug-2022 |
Algea Cao <algea.cao@rock-chips.com> |
video/drm: dw-hdmi-qp: Support YUV422 color format
Signed-off-by: Algea Cao <algea.cao@rock-chips.com> Change-Id: I90fcbb8fd5bb46fabd919660c4cb002953a32266
|
| #
2afea1f0 |
| 15-Sep-2022 |
Algea Cao <algea.cao@rock-chips.com> |
video/drm: dw-hdmi-qp: Support allm
Signed-off-by: Algea Cao <algea.cao@rock-chips.com> Change-Id: I09ffdb392f6ef7f4513bf720ebba8382dad23b40
|
| #
8c597bca |
| 05-Sep-2022 |
Algea Cao <algea.cao@rock-chips.com> |
video/drm: dw-hdmi-qp: Optimize HDMI enable process
1.Support phy pll clk enable/disable is separated from phy signal output.
2.To comply with the timing requirements of the HDMI protocol, HDMI mu
video/drm: dw-hdmi-qp: Optimize HDMI enable process
1.Support phy pll clk enable/disable is separated from phy signal output.
2.To comply with the timing requirements of the HDMI protocol, HDMI must be enabled in tmds mode according to the following process:
disable FRL -> enable/disable scramble —> power up phy
3.Optimize flt process
Signed-off-by: Algea Cao <algea.cao@rock-chips.com> Change-Id: Ia29337d7e82dfa09cef60447911f2fd2854bc89f
show more ...
|
| #
0594ce39 |
| 27-Jun-2022 |
Zhang Yubing <yubing.zhang@rock-chips.com> |
video/drm: support for multi connector
Signed-off-by: Zhang Yubing <yubing.zhang@rock-chips.com> Change-Id: Id87d4c81e60a9f69f3fbfc05ffd67a3d42cd21a4
|
| #
d62f6dc0 |
| 22-Jul-2022 |
Algea Cao <algea.cao@rock-chips.com> |
video/drm: dw-hdmi-qp: Set color depth and phase to 0 when 24-bit format
According to CTS requirements, CD field and PP field in GCP should be set to zero when 24-bit output.
Signed-off-by: Algea C
video/drm: dw-hdmi-qp: Set color depth and phase to 0 when 24-bit format
According to CTS requirements, CD field and PP field in GCP should be set to zero when 24-bit output.
Signed-off-by: Algea Cao <algea.cao@rock-chips.com> Change-Id: I4557585360febc7863ddcfa7159e0063ca483d02
show more ...
|
| #
c466e63b |
| 21-Jul-2022 |
Algea Cao <algea.cao@rock-chips.com> |
video/drm: dw-hdmi-qp: Fix display err when reboot in hdr mode
Signed-off-by: Algea Cao <algea.cao@rock-chips.com> Change-Id: Ida4aae89ca492c789ed94f9aaf864f64f546219f
|
| #
daae102b |
| 19-Jul-2022 |
Algea Cao <algea.cao@rock-chips.com> |
video/drm: dw-hdmi-qp: Fix 8K30/25/24 YUV420 no enter FRL mode
Signed-off-by: Algea Cao <algea.cao@rock-chips.com> Change-Id: Ifa4f87a718c7532c7affe0a6fe5897eac366d1a9
|
| #
0a6aa9d3 |
| 12-Jul-2022 |
Algea Cao <algea.cao@rock-chips.com> |
video/drm: dw-hdmi-qp: Set default color format as YUV444
Signed-off-by: Algea Cao <algea.cao@rock-chips.com> Change-Id: Ida9a6f34ee28e8628e9bf939873430c14c6f52f9
|
| #
a5aec6bf |
| 29-Jun-2022 |
Algea Cao <algea.cao@rock-chips.com> |
video/drm: dw-hdmi-qp: Modify the color selection policy to be consistent with kernel
Signed-off-by: Algea Cao <algea.cao@rock-chips.com> Change-Id: Idf173004a45ed61f5e4473248c3fc16b59107abd
|
| #
97273498 |
| 27-May-2022 |
Algea Cao <algea.cao@rock-chips.com> |
video/drm: phy-rockchip-samsung-hdptx-hdmi: Set bus_width before dclk enable
Fix 10bit pll cfg error.
Signed-off-by: Algea Cao <algea.cao@rock-chips.com> Change-Id: Ie88701a7fbfe6d9267685d8238a656b
video/drm: phy-rockchip-samsung-hdptx-hdmi: Set bus_width before dclk enable
Fix 10bit pll cfg error.
Signed-off-by: Algea Cao <algea.cao@rock-chips.com> Change-Id: Ie88701a7fbfe6d9267685d8238a656bed12d57d3
show more ...
|
| #
0d7a8537 |
| 23-Feb-2022 |
Algea Cao <algea.cao@rock-chips.com> |
video/drm: dw-hdmi-qp: Support rk3588 hdmi force-output mode
Signed-off-by: Algea Cao <algea.cao@rock-chips.com> Change-Id: I828f94b005ed6a5ca6eec1ac96c8ac55da396c6c
|
| #
28671eda |
| 22-Jan-2022 |
Algea Cao <algea.cao@rock-chips.com> |
video/drm: dw-hdmi-qp: Support dw-hdmi-qp
Signed-off-by: Algea Cao <algea.cao@rock-chips.com> Change-Id: I63477c492a3f570f06c958f2aec3bd5c7cbdca25
|