Home
last modified time | relevance | path

Searched refs:time (Results 1 – 25 of 102) sorted by relevance

12345

/rk3399_ARM-atf/plat/mediatek/drivers/rng/mt8188/
H A Drng_plat.c38 uint64_t time = timeout_init_us(MTK_TIMEOUT_POLL); in get_entropy_32() local
51 if (timeout_elapsed(time)) { in get_entropy_32()
53 time = timeout_init_us(MTK_TIMEOUT_POLL); in get_entropy_32()
/rk3399_ARM-atf/plat/mediatek/drivers/spm/
H A Dmt_spm_dispatcher.c22 static void mt_spm_pcm_wdt(int enable, uint64_t time) in mt_spm_pcm_wdt() argument
24 mmio_write_32(PCM_TIMER_VAL, time); in mt_spm_pcm_wdt()
/rk3399_ARM-atf/drivers/brcm/emmc/
H A Demmc_chal_sd.c82 uint32_t time = 0; in chal_sd_set_power() local
109 } while (time++ < EMMC_CARD_DETECT_TIMEOUT_MS); in chal_sd_set_power()
111 if (time >= EMMC_CARD_DETECT_TIMEOUT_MS) { in chal_sd_set_power()
116 VERBOSE("EMMC: Card detection delay: %dms\n", time); in chal_sd_set_power()
130 time = 0; in chal_sd_set_power()
143 } while (time++ < EMMC_CMD_TIMEOUT_MS); in chal_sd_set_power()
145 if (time >= EMMC_CMD_TIMEOUT_MS) { in chal_sd_set_power()
151 VERBOSE("EMMC: Dummy Command delay: %dms\n", time); in chal_sd_set_power()
617 uint32_t time; in chal_sd_set_clock() local
654 time = 0; in chal_sd_set_clock()
[all …]
/rk3399_ARM-atf/docs/perf/
H A Dpsci-performance-instr.rst43 power states used by the platform. The service tracks residency time and
44 entry count. Residency time is the total time spent in a particular power
86 restricted to PSCI, it is used primarily in TF-A to quantify the total time
102 The service captures the cycle count, which allows for the time spent in the
/rk3399_ARM-atf/drivers/nxp/ddr/nxp-ddr/
H A Dddr.c842 uint64_t time __unused; in dram_init()
873 time = get_timer_val(time_base); in dram_init()
874 INFO("Time after parsing SPD %" PRIu64 " ms\n", time); in dram_init()
914 time = get_timer_val(time_base); in dram_init()
915 INFO("Time before programming controller %" PRIu64 " ms\n", time); in dram_init()
927 time = get_timer_val(time_base); in dram_init()
928 INFO("Time used by DDR driver %" PRIu64 " ms\n", time); in dram_init()
/rk3399_ARM-atf/docs/about/
H A Dlts.rst40 the risk of regression. At the same time the companies don't want to exclude
88 supported, how frequently should LTS releases be made and at which time(s) of
105 3. Which time(s) of the year should the releases be made?
111 releases are timed with Android release, this gives enough time to harden
114 the basis for LTS then developers will have little time -- about a month,
163 Though we are unlikely to update CI scripts, but time to time migrating a newer
174 Updates to the version of MbedTLS used with LTS will happen time to time based on
190 the LTS branch will be created at the same time as the TF-A November release,
203 diagram, at the same time LTS release candidate branch is made which is based
214 time that we had between Nov 2022 and early Feb 2023. This is because there
[all …]
H A Drelease-information.rst23 +-----------------------------------------------------------> time
109 | None at this time. | | | …
/rk3399_ARM-atf/docs/plat/arm/fvp/
H A Dfvp-build-options.rst36 like shifted affinity format for MPIDR, cannot be detected at build time
51 tree blob at build time. Takes an initrd size value in hex format
54 blob at build time. Takes a path to an initrd file. Can be used as an
/rk3399_ARM-atf/plat/nvidia/tegra/soc/t186/drivers/include/
H A Dmce_private.h109 uint32_t time);
226 int32_t ari_update_crossover_time(uint32_t ari_base, uint32_t type, uint32_t time);
249 int32_t nvg_update_crossover_time(uint32_t ari_base, uint32_t type, uint32_t time);
/rk3399_ARM-atf/plat/nvidia/tegra/soc/t186/drivers/mce/
H A Dnvg.c89 int32_t nvg_update_crossover_time(uint32_t ari_base, uint32_t type, uint32_t time) in nvg_update_crossover_time() argument
107 (uint64_t)type), (uint64_t)time); in nvg_update_crossover_time()
/rk3399_ARM-atf/plat/nxp/soc-lx2160a/
H A Dsoc.def47 # In IMAGE_BL2, compile time flag for handling Cache coherency
82 # for DDR PHY images scratch pad region during BL2 run time)
/rk3399_ARM-atf/plat/arm/board/fvp/fdts/
H A Doptee_sp_manifest.dts31 run-time-model = <1>; /* SP pre-emptible. */
/rk3399_ARM-atf/fdts/
H A Dstm32mp257d-ultra-fly-sbc.dts44 i2c-scl-rising-time-ns = <185>;
45 i2c-scl-falling-time-ns = <20>;
H A Dstm32mp257f-dk.dts59 i2c-scl-rising-time-ns = <185>;
60 i2c-scl-falling-time-ns = <20>;
H A Dstm32mp257f-ev1.dts51 i2c-scl-rising-time-ns = <185>;
52 i2c-scl-falling-time-ns = <20>;
H A Dn1sdp-single-chip.dts67 i2c-sda-hold-time-ns = <500>;
H A Dstm32mp15xx-osd32.dtsi13 i2c-scl-rising-time-ns = <185>;
14 i2c-scl-falling-time-ns = <20>;
H A Dstm32mp157a-avenger96.dts41 i2c-scl-rising-time-ns = <185>;
42 i2c-scl-falling-time-ns = <20>;
H A Dstm32mp15xx-dkx.dtsi57 i2c-scl-rising-time-ns = <185>;
58 i2c-scl-falling-time-ns = <20>;
H A Dstm32mp135f-dk.dts70 i2c-scl-rising-time-ns = <185>;
71 i2c-scl-falling-time-ns = <20>;
/rk3399_ARM-atf/docs/threat_model/firmware_threat_model/
H A Dthreat_model_el3_spm.rst23 - Secure partition is statically provisioned at boot time.
24 - Focus on the run-time part of the life-cycle (no specific emphasis on boot
25 time, factory firmware provisioning, firmware udpate etc.)
88 - Bootloaders (in particular BL1/BL2 if using TF-A) and run-time BL31 are
316 | | state transitions (run-time model). |
441 | | run time model, do input validation. |
447 | | Further FF-A v1.1 guidance about run time models |
561 | Mitigations | Bounding the time for operations to complete can |
/rk3399_ARM-atf/docs/design_documents/
H A Ddrtm_poc.rst18 any time. As these measurements are stored separately from the boot-time
/rk3399_ARM-atf/docs/components/
H A Dxlat-tables-lib-v2-design.rst12 #. Statically allocate translation tables and populate them (at run-time) based
26 #. Support for changing memory attributes of memory regions at run-time.
94 run-time.
181 - *Dynamic regions* can be added or removed any time.
187 period of time, after which the memory may be discarded and reclaimed. For
188 example, a memory region that is only required at boot time while the system is
195 arbitrary memory location. The user is still required to declare at compile-time
249 Because static regions are added early on at boot time and are all in the
318 information of all the regions that are mapped at any given time. Whenever there
333 one go, rather than having to edit them every time while the MMU is disabled.
/rk3399_ARM-atf/docs/design/
H A Dalt-boot-flows.rst53 run-time.
71 is complete, TF-A simply jumps to a BL33 base address provided at build time.
/rk3399_ARM-atf/plat/nxp/soc-ls1088a/
H A Dsoc.def39 # In IMAGE_BL2, compile time flag for handling Cache coherency

12345