Home
last modified time | relevance | path

Searched refs:pll6_cfg (Results 1 – 6 of 6) sorted by relevance

/OK3568_Linux_fs/u-boot/arch/arm/mach-sunxi/
H A Dclock_sun4i.c41 writel(PLL6_CFG_DEFAULT, &ccm->pll6_cfg); in clock_init_safe()
44 setbits_le32(&ccm->pll6_cfg, 0x1 << CCM_PLL6_CTRL_SATA_EN_SHIFT); in clock_init_safe()
222 uint32_t rval = readl(&ccm->pll6_cfg); in clock_get_pll6()
H A Dclock_sun8i_a83t.c40 writel(PLL6_CFG_DEFAULT, &ccm->pll6_cfg); in clock_init_safe()
129 uint32_t rval = readl(&ccm->pll6_cfg); in clock_get_pll6()
H A Dclock_sun6i.c45 writel(PLL6_CFG_DEFAULT, &ccm->pll6_cfg); in clock_init_safe()
46 while (!(readl(&ccm->pll6_cfg) & CCM_PLL6_CTRL_LOCK)) in clock_init_safe()
312 uint32_t rval = readl(&ccm->pll6_cfg); in clock_get_pll6()
/OK3568_Linux_fs/u-boot/arch/arm/include/asm/arch-sunxi/
H A Dclock_sun8i_a83t.h27 u32 pll6_cfg; /* 0x28 pll6 peripheral control */ member
H A Dclock_sun4i.h25 u32 pll6_cfg; /* 0x28 pll6 control */ member
H A Dclock_sun6i.h25 u32 pll6_cfg; /* 0x28 pll6 control */ member