Home
last modified time | relevance | path

Searched refs:UFCR (Results 1 – 4 of 4) sorted by relevance

/OK3568_Linux_fs/u-boot/board/toradex/apalis_imx6/
H A Dapalis_imx6.c300 #define UFCR 0x90 /* FIFO Control Register */ macro
305 setbits_le32((u32 *)(UART1_BASE + UFCR), UFCR_DCEDTE); in setup_dtemode_uart()
306 setbits_le32((u32 *)(UART2_BASE + UFCR), UFCR_DCEDTE); in setup_dtemode_uart()
307 setbits_le32((u32 *)(UART4_BASE + UFCR), UFCR_DCEDTE); in setup_dtemode_uart()
308 setbits_le32((u32 *)(UART5_BASE + UFCR), UFCR_DCEDTE); in setup_dtemode_uart()
312 clrbits_le32((u32 *)(UART1_BASE + UFCR), UFCR_DCEDTE); in setup_dcemode_uart()
313 clrbits_le32((u32 *)(UART2_BASE + UFCR), UFCR_DCEDTE); in setup_dcemode_uart()
314 clrbits_le32((u32 *)(UART4_BASE + UFCR), UFCR_DCEDTE); in setup_dcemode_uart()
315 clrbits_le32((u32 *)(UART5_BASE + UFCR), UFCR_DCEDTE); in setup_dcemode_uart()
/OK3568_Linux_fs/kernel/drivers/tty/serial/
H A Dimx.c45 #define UFCR 0x90 /* FIFO Control Register */ macro
309 case UFCR: in imx_uart_writel()
341 case UFCR: in imx_uart_readl()
1302 val = imx_uart_readl(sport, UFCR) & (UFCR_RFDIV | UFCR_DCEDTE); in imx_uart_setup_ufcr()
1304 imx_uart_writel(sport, val, UFCR); in imx_uart_setup_ufcr()
1771 ufcr = imx_uart_readl(sport, UFCR); in imx_uart_set_termios()
1773 imx_uart_writel(sport, ufcr, UFCR); in imx_uart_set_termios()
2082 ucfr_rfdiv = (imx_uart_readl(sport, UFCR) & UFCR_RFDIV) >> 7; in imx_uart_console_get_options()
2358 sport->ufcr = readl(sport->port.membase + UFCR); in imx_uart_probe()
2394 u32 ufcr = imx_uart_readl(sport, UFCR); in imx_uart_probe()
[all …]
/OK3568_Linux_fs/u-boot/board/toradex/colibri_imx6/
H A Dcolibri_imx6.c261 #define UFCR 0x90 /* FIFO Control Register */ macro
266 setbits_le32((u32 *)(UART1_BASE + UFCR), UFCR_DCEDTE); in setup_dtemode_uart()
267 setbits_le32((u32 *)(UART2_BASE + UFCR), UFCR_DCEDTE); in setup_dtemode_uart()
268 setbits_le32((u32 *)(UART3_BASE + UFCR), UFCR_DCEDTE); in setup_dtemode_uart()
/OK3568_Linux_fs/u-boot/arch/arm/include/asm/arch-imx/
H A Dimx-regs.h502 #define UFCR(x) __REG2( IMX_UART1_BASE + 0x90, ((x) & 1) << 12) /* FIFO Control Register */ macro