Home
last modified time | relevance | path

Searched refs:SI_VMSG (Results 1 – 25 of 25) sorted by relevance

/OK3568_Linux_fs/kernel/drivers/net/wireless/rockchip_wlan/rkwifi/bcmdhd_indep_power/
H A Daiutils.c89 SI_VMSG(("%s: Returning ent 0x%08x\n", __FUNCTION__, ent)); in get_erom_ent()
91 SI_VMSG((" after %d invalid and %d non-matching entries\n", inv, nom)); in get_erom_ent()
127 SI_VMSG((" SP %d, ad %d: st = %d, 0x%08x_0x%08x @ 0x%08x_0x%08x\n", in get_asd()
178 SI_VMSG(("ai_scan: regs = 0x%p, erombase = 0x%08x, eromptr = 0x%p, eromlim = 0x%p\n", in ai_scan()
192 SI_VMSG(("Found END of erom after %d cores\n", sii->numcores)); in ai_scan()
212 SI_VMSG(("Found component 0x%04x/0x%04x rev %d at erom addr 0x%p, with nmw = %d, " in ai_scan()
263 SI_VMSG((" Master port %d, mp: %d id: %d\n", i, in ai_scan()
351 SI_VMSG(("MASTER WRAPPER: %d, mfg:%x, cid:%x, rev:%x, addr:%x, size:%x\n", in ai_scan()
392 SI_VMSG(("SLAVE WRAPPER: %d, mfg:%x, cid:%x, rev:%x, addr:%x, size:%x\n", in ai_scan()
1309 SI_VMSG((" %s, axi_num_wrappers:%d, Is_PCIE:%d, BUS_TYPE:%d, ID:%x\n", in ai_enable_backplane_timeouts()
[all …]
H A Dsiutils_priv.h54 #define SI_VMSG(args) printf args macro
56 #define SI_VMSG(args) macro
H A Dsbutils.c562 SI_VMSG(("_sb_scan: reuse mapped regs %p for core %u\n", regs, next)); in _sb_scan()
598 SI_VMSG(("_sb_scan: there are %u cores in the chip %s\n", numcores, in _sb_scan()
H A Dsiutils.c386 SI_VMSG(("CORE[%d]: id 0x%x rev %d base 0x%x regs 0x%p\n", in si_buscore_setup()
470 SI_VMSG(("Buscore id/type/rev %d/0x%x/%d\n", sii->pub.buscoreidx, sii->pub.buscoretype, in si_buscore_setup()
1421 SI_VMSG(("si curmap %p region %x regaddr %x effective addr %p READ %d\n", in si_backplane_access()
/OK3568_Linux_fs/kernel/drivers/net/wireless/rockchip_wlan/cywdhd/bcmdhd/
H A Daiutils.c101 SI_VMSG(("%s: Returning ent 0x%08x\n", __FUNCTION__, ent)); in get_erom_ent()
103 SI_VMSG((" after %d invalid and %d non-matching entries\n", inv, nom)); in get_erom_ent()
139 SI_VMSG((" SP %d, ad %d: st = %d, 0x%08x_0x%08x @ 0x%08x_0x%08x\n", in get_asd()
189 SI_VMSG(("ai_scan: regs = 0x%p, erombase = 0x%08x, eromptr = 0x%p, eromlim = 0x%p\n", in ai_scan()
203 SI_VMSG(("Found END of erom after %d cores\n", sii->numcores)); in ai_scan()
223 SI_VMSG(("Found component 0x%04x/0x%04x rev %d at erom addr 0x%p, with nmw = %d, " in ai_scan()
283 SI_VMSG((" Master port %d, mp: %d id: %d\n", i, in ai_scan()
378 SI_VMSG(("MASTER WRAPPER: %d, mfg:%x, cid:%x," in ai_scan()
441 SI_VMSG(("SLAVE WRAPPER: %d, mfg:%x, cid:%x," in ai_scan()
1465 SI_VMSG((" %s, axi_num_wrappers:%d, Is_PCIE:%d, BUS_TYPE:%d, ID:%x\n", in ai_update_backplane_timeouts()
[all …]
H A Dsiutils_priv.h54 #define SI_VMSG(args) printf args macro
56 #define SI_VMSG(args) macro
H A Dsbutils.c558 SI_VMSG(("_sb_scan: reuse mapped regs %p for core %u\n", regs, next)); in _sb_scan()
594 SI_VMSG(("_sb_scan: there are %u cores in the chip %s\n", numcores, in _sb_scan()
H A Dsiutils.c456 SI_VMSG(("CORE[%d]: id 0x%x rev %d base 0x%x size:%x regs 0x%p\n", in si_buscore_setup()
534 SI_VMSG(("Buscore id/type/rev %d/0x%x/%d\n", sii->pub.buscoreidx, sii->pub.buscoretype, in si_buscore_setup()
1692 SI_VMSG(("si curmap %p region %x regaddr %x effective addr %p READ %d\n", in si_backplane_access()
/OK3568_Linux_fs/kernel/drivers/net/wireless/rockchip_wlan/infineon/bcmdhd/
H A Daiutils.c101 SI_VMSG(("%s: Returning ent 0x%08x\n", __FUNCTION__, ent)); in get_erom_ent()
103 SI_VMSG((" after %d invalid and %d non-matching entries\n", inv, nom)); in get_erom_ent()
139 SI_VMSG((" SP %d, ad %d: st = %d, 0x%08x_0x%08x @ 0x%08x_0x%08x\n", in get_asd()
189 SI_VMSG(("ai_scan: regs = 0x%p, erombase = 0x%08x, eromptr = 0x%p, eromlim = 0x%p\n", in ai_scan()
203 SI_VMSG(("Found END of erom after %d cores\n", sii->numcores)); in ai_scan()
223 SI_VMSG(("Found component 0x%04x/0x%04x rev %d at erom addr 0x%p, with nmw = %d, " in ai_scan()
283 SI_VMSG((" Master port %d, mp: %d id: %d\n", i, in ai_scan()
378 SI_VMSG(("MASTER WRAPPER: %d, mfg:%x, cid:%x," in ai_scan()
441 SI_VMSG(("SLAVE WRAPPER: %d, mfg:%x, cid:%x," in ai_scan()
1465 SI_VMSG((" %s, axi_num_wrappers:%d, Is_PCIE:%d, BUS_TYPE:%d, ID:%x\n", in ai_update_backplane_timeouts()
[all …]
H A Dsiutils_priv.h54 #define SI_VMSG(args) printf args macro
56 #define SI_VMSG(args) macro
H A Dsbutils.c558 SI_VMSG(("_sb_scan: reuse mapped regs %p for core %u\n", regs, next)); in _sb_scan()
594 SI_VMSG(("_sb_scan: there are %u cores in the chip %s\n", numcores, in _sb_scan()
H A Dsiutils.c456 SI_VMSG(("CORE[%d]: id 0x%x rev %d base 0x%x size:%x regs 0x%p\n", in si_buscore_setup()
534 SI_VMSG(("Buscore id/type/rev %d/0x%x/%d\n", sii->pub.buscoreidx, sii->pub.buscoretype, in si_buscore_setup()
1692 SI_VMSG(("si curmap %p region %x regaddr %x effective addr %p READ %d\n", in si_backplane_access()
/OK3568_Linux_fs/external/rkwifibt/drivers/infineon/
H A Daiutils.c101 SI_VMSG(("%s: Returning ent 0x%08x\n", __FUNCTION__, ent)); in get_erom_ent()
103 SI_VMSG((" after %d invalid and %d non-matching entries\n", inv, nom)); in get_erom_ent()
139 SI_VMSG((" SP %d, ad %d: st = %d, 0x%08x_0x%08x @ 0x%08x_0x%08x\n", in get_asd()
189 SI_VMSG(("ai_scan: regs = 0x%p, erombase = 0x%08x, eromptr = 0x%p, eromlim = 0x%p\n", in ai_scan()
203 SI_VMSG(("Found END of erom after %d cores\n", sii->numcores)); in ai_scan()
223 SI_VMSG(("Found component 0x%04x/0x%04x rev %d at erom addr 0x%p, with nmw = %d, " in ai_scan()
283 SI_VMSG((" Master port %d, mp: %d id: %d\n", i, in ai_scan()
378 SI_VMSG(("MASTER WRAPPER: %d, mfg:%x, cid:%x," in ai_scan()
441 SI_VMSG(("SLAVE WRAPPER: %d, mfg:%x, cid:%x," in ai_scan()
1465 SI_VMSG((" %s, axi_num_wrappers:%d, Is_PCIE:%d, BUS_TYPE:%d, ID:%x\n", in ai_update_backplane_timeouts()
[all …]
H A Dsiutils_priv.h54 #define SI_VMSG(args) printf args macro
56 #define SI_VMSG(args) macro
H A Dsbutils.c558 SI_VMSG(("_sb_scan: reuse mapped regs %p for core %u\n", regs, next)); in _sb_scan()
594 SI_VMSG(("_sb_scan: there are %u cores in the chip %s\n", numcores, in _sb_scan()
H A Dsiutils.c455 SI_VMSG(("CORE[%d]: id 0x%x rev %d base 0x%x size:%x regs 0x%p\n", in si_buscore_setup()
533 SI_VMSG(("Buscore id/type/rev %d/0x%x/%d\n", sii->pub.buscoreidx, sii->pub.buscoretype, in si_buscore_setup()
1691 SI_VMSG(("si curmap %p region %x regaddr %x effective addr %p READ %d\n", in si_backplane_access()
/OK3568_Linux_fs/external/rkwifibt/drivers/bcmdhd/
H A Daiutils.c126 SI_VMSG(("get_erom_ent: Returning ent 0x%08x\n", ent)); in get_erom_ent()
128 SI_VMSG((" after %d invalid and %d non-matching entries\n", inv, nom)); in get_erom_ent()
164 SI_VMSG((" SP %d, ad %d: st = %d, 0x%08x_0x%08x @ 0x%08x_0x%08x\n", in get_asd()
213 SI_VMSG(("ai_scan: regs = 0x%p, erombase = 0x%08x, eromptr = 0x%p, eromlim = 0x%p\n", in BCMATTACHFN()
227 SI_VMSG(("Found END of erom after %d cores\n", sii->numcores)); in BCMATTACHFN()
247 SI_VMSG(("Found component 0x%04x/0x%04x rev %d at erom addr 0x%p, with nmw = %d, " in BCMATTACHFN()
310 SI_VMSG((" Master port %d, mp: %d id: %d\n", i, in BCMATTACHFN()
346 SI_VMSG(("Warning: sizel > 0x1000\n")); in BCMATTACHFN()
401 SI_VMSG(("MASTER WRAPPER: %d, mfg:%x, cid:%x," in BCMATTACHFN()
456 SI_VMSG(("SLAVE WRAPPER: %d, mfg:%x, cid:%x," in BCMATTACHFN()
[all …]
H A Dsiutils_priv.h56 #define SI_VMSG(args) printf args macro
58 #define SI_VMSG(args) macro
H A Dsbutils.c470 SI_VMSG(("_sb_scan: reuse mapped regs %p for core %u\n", regs, next)); in BCMATTACHFN()
488 SI_VMSG(("_sb_scan: there are %u cores in the chip %s\n", numcores, in BCMATTACHFN()
H A Dsiutils.c565 SI_VMSG(("CORE[%d]: id 0x%x rev %d base 0x%x size:%x regs 0x%p\n", in BCMATTACHFN()
658 SI_VMSG(("Buscore id/type/rev %d/0x%x/%d\n", sii->pub.buscoreidx, sii->pub.buscoretype, in BCMATTACHFN()
4151 SI_VMSG(("si curmap %p region %x regaddr %x effective addr %p READ %d\n", in si_backplane_access()
/OK3568_Linux_fs/kernel/drivers/net/wireless/rockchip_wlan/rkwifi/bcmdhd/
H A Daiutils.c126 SI_VMSG(("get_erom_ent: Returning ent 0x%08x\n", ent)); in get_erom_ent()
128 SI_VMSG((" after %d invalid and %d non-matching entries\n", inv, nom)); in get_erom_ent()
164 SI_VMSG((" SP %d, ad %d: st = %d, 0x%08x_0x%08x @ 0x%08x_0x%08x\n", in get_asd()
213 SI_VMSG(("ai_scan: regs = 0x%p, erombase = 0x%08x, eromptr = 0x%p, eromlim = 0x%p\n", in BCMATTACHFN()
227 SI_VMSG(("Found END of erom after %d cores\n", sii->numcores)); in BCMATTACHFN()
247 SI_VMSG(("Found component 0x%04x/0x%04x rev %d at erom addr 0x%p, with nmw = %d, " in BCMATTACHFN()
310 SI_VMSG((" Master port %d, mp: %d id: %d\n", i, in BCMATTACHFN()
346 SI_VMSG(("Warning: sizel > 0x1000\n")); in BCMATTACHFN()
401 SI_VMSG(("MASTER WRAPPER: %d, mfg:%x, cid:%x," in BCMATTACHFN()
456 SI_VMSG(("SLAVE WRAPPER: %d, mfg:%x, cid:%x," in BCMATTACHFN()
[all …]
H A Dsiutils_priv.h56 #define SI_VMSG(args) printf args macro
58 #define SI_VMSG(args) macro
H A Dsbutils.c470 SI_VMSG(("_sb_scan: reuse mapped regs %p for core %u\n", regs, next)); in BCMATTACHFN()
488 SI_VMSG(("_sb_scan: there are %u cores in the chip %s\n", numcores, in BCMATTACHFN()
H A Dnciutils.c2667 SI_VMSG(("nci_clear_backplane_to_per_core, axi_num_wrappers:%d, Is_PCIE:%d," in nci_clear_backplane_to_per_core()
H A Dsiutils.c565 SI_VMSG(("CORE[%d]: id 0x%x rev %d base 0x%x size:%x regs 0x%p\n", in BCMATTACHFN()
658 SI_VMSG(("Buscore id/type/rev %d/0x%x/%d\n", sii->pub.buscoreidx, sii->pub.buscoretype, in BCMATTACHFN()
4151 SI_VMSG(("si curmap %p region %x regaddr %x effective addr %p READ %d\n", in si_backplane_access()