Home
last modified time | relevance | path

Searched refs:CLOCK_ID_DISPLAY (Results 1 – 9 of 9) sorted by relevance

/OK3568_Linux_fs/u-boot/arch/arm/mach-tegra/tegra114/
H A Dclock.c676 clock_set_rate(CLOCK_ID_DISPLAY, 925, 12, 0, 12); in clock_early_init()
681 clock_set_rate(CLOCK_ID_DISPLAY, 925, 26, 0, 12); in clock_early_init()
686 clock_set_rate(CLOCK_ID_DISPLAY, 925, 13, 0, 12); in clock_early_init()
707 pllinfo = &tegra_pll_info_table[CLOCK_ID_DISPLAY]; in clock_early_init()
710 writel(data, &clkrst->crc_pll[CLOCK_ID_DISPLAY].pll_misc); in clock_early_init()
/OK3568_Linux_fs/u-boot/arch/arm/mach-tegra/tegra124/
H A Dclock.c856 clock_set_rate(CLOCK_ID_DISPLAY, 925, 12, 0, 12); in clock_early_init()
861 clock_set_rate(CLOCK_ID_DISPLAY, 925, 26, 0, 12); in clock_early_init()
866 clock_set_rate(CLOCK_ID_DISPLAY, 925, 13, 0, 12); in clock_early_init()
887 pllinfo = &tegra_pll_info_table[CLOCK_ID_DISPLAY]; in clock_early_init()
890 writel(data, &clkrst->crc_pll[CLOCK_ID_DISPLAY].pll_misc); in clock_early_init()
1130 source = get_periph_clock_source(PERIPH_ID_DISP1, CLOCK_ID_DISPLAY, in clock_set_display_rate()
1133 clock_set_rate(CLOCK_ID_DISPLAY, best_n, best_m, best_p, cpcon); in clock_set_display_rate()
/OK3568_Linux_fs/u-boot/arch/arm/mach-tegra/tegra210/
H A Dclock.c974 struct clk_pll_info *pllinfo = &tegra_pll_info_table[CLOCK_ID_DISPLAY]; in clock_early_init()
986 clock_set_rate(CLOCK_ID_DISPLAY, 925, 12, 0, 12); in clock_early_init()
991 clock_set_rate(CLOCK_ID_DISPLAY, 925, 26, 0, 12); in clock_early_init()
996 clock_set_rate(CLOCK_ID_DISPLAY, 925, 13, 0, 12); in clock_early_init()
1000 clock_set_rate(CLOCK_ID_DISPLAY, 96, 2, 0, 12); in clock_early_init()
1004 clock_set_rate(CLOCK_ID_DISPLAY, 96, 4, 0, 0); in clock_early_init()
1030 writel(data, &clkrst->crc_pll[CLOCK_ID_DISPLAY].pll_misc); in clock_early_init()
/OK3568_Linux_fs/u-boot/arch/arm/include/asm/arch-tegra20/
H A Dclock-tables.h21 CLOCK_ID_DISPLAY, enumerator
/OK3568_Linux_fs/u-boot/arch/arm/mach-tegra/
H A Dclock.c694 pll_rate[CLOCK_ID_DISPLAY] = clock_get_rate(CLOCK_ID_DISPLAY); in clock_init()
706 debug("PLLD = %d\n", pll_rate[CLOCK_ID_DISPLAY]); in clock_init()
/OK3568_Linux_fs/u-boot/arch/arm/include/asm/arch-tegra114/
H A Dclock-tables.h20 CLOCK_ID_DISPLAY, enumerator
/OK3568_Linux_fs/u-boot/arch/arm/include/asm/arch-tegra30/
H A Dclock-tables.h20 CLOCK_ID_DISPLAY, enumerator
/OK3568_Linux_fs/u-boot/arch/arm/include/asm/arch-tegra124/
H A Dclock-tables.h21 CLOCK_ID_DISPLAY, enumerator
/OK3568_Linux_fs/u-boot/arch/arm/include/asm/arch-tegra210/
H A Dclock-tables.h21 CLOCK_ID_DISPLAY, enumerator