Home
last modified time | relevance | path

Searched refs:str2mi_tail (Results 1 – 22 of 22) sorted by relevance

/utopia/UTPA2-700.0.x/modules/dmx/hal/macan/fq/
H A DregFQ.h141 REG32_FQ str2mi_tail; //0x03 member
H A DhalFQ.c165 FQ32_W(&(_REGFIQ[u32FQEng].str2mi_tail), MIU_FQ(u32EndAddr) & FIQ_STR2MI2_ADDR_MASK); in HAL_FQ_PVR_SetBuf()
/utopia/UTPA2-700.0.x/modules/dmx/hal/manhattan/fq/
H A DregFQ.h141 REG32_FQ str2mi_tail; //0x03 member
H A DhalFQ.c168 FQ32_W(&(_REGFIQ[u32FQEng].str2mi_tail), MIU_FQ(u32EndAddr) & FIQ_STR2MI2_ADDR_MASK); in HAL_FQ_PVR_SetBuf()
/utopia/UTPA2-700.0.x/modules/dmx/hal/curry/fq/
H A DregFQ.h141 REG32_FQ str2mi_tail; //0x03 member
H A DhalFQ.c177 FQ32_W(&(_REGFIQ[u32FQEng].str2mi_tail), MIU_FQ(u32EndAddr) & FIQ_STR2MI2_ADDR_MASK); in HAL_FQ_PVR_SetBuf()
/utopia/UTPA2-700.0.x/modules/dmx/hal/kano/fq/
H A DregFQ.h141 REG32_FQ str2mi_tail; //0x03 member
H A DhalFQ.c155 FQ32_W(&(_REGFIQ[u32FQEng].str2mi_tail), MIU_FQ(u32EndAddr) & FIQ_STR2MI2_ADDR_MASK); in HAL_FQ_PVR_SetBuf()
/utopia/UTPA2-700.0.x/modules/dmx/hal/k6/fq/
H A DregFQ.h141 REG32_FQ str2mi_tail; //0x03 member
H A DhalFQ.c154 FQ32_W(&(_REGFIQ[u32FQEng].str2mi_tail), MIU_FQ(u32EndAddr) & FIQ_STR2MI2_ADDR_MASK); in HAL_FQ_PVR_SetBuf()
/utopia/UTPA2-700.0.x/modules/dmx/hal/k6lite/fq/
H A DregFQ.h141 REG32_FQ str2mi_tail; //0x03 member
H A DhalFQ.c154 FQ32_W(&(_REGFIQ[u32FQEng].str2mi_tail), MIU_FQ(u32EndAddr) & FIQ_STR2MI2_ADDR_MASK); in HAL_FQ_PVR_SetBuf()
/utopia/UTPA2-700.0.x/modules/dmx/hal/maserati/fq/
H A DregFQ.h143 REG32_FQ str2mi_tail; //0x43 member
H A DhalFQ.c196 …FQ32_W(&(_REGFIQ[u32FQEng].str2mi_tail), MIU_FQ((MS_U32)(phyEndAddr-_phyFQMiuOffset[u32FQEng])) & … in HAL_FQ_PVR_SetBuf()
/utopia/UTPA2-700.0.x/modules/dmx/hal/M7621/fq/
H A DregFQ.h143 REG32_FQ str2mi_tail; //0x43 member
H A DhalFQ.c195 …FQ32_W(&(_REGFIQ[u32FQEng].str2mi_tail), MIU_FQ((MS_U32)(phyEndAddr-_phyFQMiuOffset[u32FQEng])) & … in HAL_FQ_PVR_SetBuf()
/utopia/UTPA2-700.0.x/modules/dmx/hal/M7821/fq/
H A DregFQ.h143 REG32_FQ str2mi_tail; //0x43 member
H A DhalFQ.c196 …FQ32_W(&(_REGFIQ[u32FQEng].str2mi_tail), MIU_FQ((MS_U32)(phyEndAddr-_phyFQMiuOffset[u32FQEng])) & … in HAL_FQ_PVR_SetBuf()
/utopia/UTPA2-700.0.x/modules/dmx/hal/maxim/fq/
H A DregFQ.h143 REG32_FQ str2mi_tail; //0x43 member
H A DhalFQ.c195 …FQ32_W(&(_REGFIQ[u32FQEng].str2mi_tail), MIU_FQ((MS_U32)(phyEndAddr-_phyFQMiuOffset[u32FQEng])) & … in HAL_FQ_PVR_SetBuf()
/utopia/UTPA2-700.0.x/modules/dmx/hal/k7u/fq/
H A DregFQ.h144 REG32_FQ str2mi_tail; //0x03 member
H A DhalFQ.c154 FQ32_W(&(_REGFIQ[u32FQEng].str2mi_tail), MIU_FQ(u32EndAddr) & FIQ_STR2MI2_ADDR_MASK); in HAL_FQ_PVR_SetBuf()