Home
last modified time | relevance | path

Searched refs:REG_C_FIQ_HYP_FINAL_STATUS (Results 1 – 22 of 22) sorted by relevance

/utopia/UTPA2-700.0.x/modules/irq/hal/M7821/irq/
H A DregIRQ.h210 #define REG_C_FIQ_HYP_FINAL_STATUS REG_FRC_C_FIQ_HYP_FINAL_STATUS macro
231 #define REG_C_FIQ_HYP_FINAL_STATUS REG_AEON_C_FIQ_HYP_FINAL_STATUS macro
256 #define REG_C_FIQ_HYP_FINAL_STATUS REG_MIPS_C_FIQ_HYP_FINAL_STATUS macro
282 #define REG_C_FIQ_HYP_FINAL_STATUS REG_MIPS_C_FIQ_HYP_FINAL_STATUS macro
306 #define REG_C_FIQ_HYP_FINAL_STATUS REG_MIPS_C_FIQ_HYP_FINAL_STATUS macro
329 #define REG_C_FIQ_HYP_FINAL_STATUS REG_MIPS_C_FIQ_HYP_FINAL_STATUS macro
353 #define REG_C_FIQ_HYP_FINAL_STATUS REG_MIPS_C_FIQ_HYP_FINAL_STATUS macro
376 #define REG_C_FIQ_HYP_FINAL_STATUS REG_MIPS_C_FIQ_HYP_FINAL_STATUS macro
H A DhalIRQ.c485 status = _IRQ_Read4Byte(REG_C_FIQ_HYP_FINAL_STATUS); in _HAL_IRQ_FIQHnd()
/utopia/UTPA2-700.0.x/modules/irq/hal/macan/irq/
H A DregIRQ.h210 #define REG_C_FIQ_HYP_FINAL_STATUS REG_FRC_C_FIQ_HYP_FINAL_STATUS macro
231 #define REG_C_FIQ_HYP_FINAL_STATUS REG_AEON_C_FIQ_HYP_FINAL_STATUS macro
256 #define REG_C_FIQ_HYP_FINAL_STATUS REG_MIPS_C_FIQ_HYP_FINAL_STATUS macro
282 #define REG_C_FIQ_HYP_FINAL_STATUS REG_MIPS_C_FIQ_HYP_FINAL_STATUS macro
306 #define REG_C_FIQ_HYP_FINAL_STATUS REG_MIPS_C_FIQ_HYP_FINAL_STATUS macro
329 #define REG_C_FIQ_HYP_FINAL_STATUS REG_MIPS_C_FIQ_HYP_FINAL_STATUS macro
353 #define REG_C_FIQ_HYP_FINAL_STATUS REG_MIPS_C_FIQ_HYP_FINAL_STATUS macro
376 #define REG_C_FIQ_HYP_FINAL_STATUS REG_MIPS_C_FIQ_HYP_FINAL_STATUS macro
H A DhalIRQ.c479 status = _IRQ_Read4Byte(REG_C_FIQ_HYP_FINAL_STATUS); in _HAL_IRQ_FIQHnd()
/utopia/UTPA2-700.0.x/modules/irq/hal/maserati/irq/
H A DregIRQ.h210 #define REG_C_FIQ_HYP_FINAL_STATUS REG_FRC_C_FIQ_HYP_FINAL_STATUS macro
231 #define REG_C_FIQ_HYP_FINAL_STATUS REG_AEON_C_FIQ_HYP_FINAL_STATUS macro
256 #define REG_C_FIQ_HYP_FINAL_STATUS REG_MIPS_C_FIQ_HYP_FINAL_STATUS macro
282 #define REG_C_FIQ_HYP_FINAL_STATUS REG_MIPS_C_FIQ_HYP_FINAL_STATUS macro
306 #define REG_C_FIQ_HYP_FINAL_STATUS REG_MIPS_C_FIQ_HYP_FINAL_STATUS macro
329 #define REG_C_FIQ_HYP_FINAL_STATUS REG_MIPS_C_FIQ_HYP_FINAL_STATUS macro
353 #define REG_C_FIQ_HYP_FINAL_STATUS REG_MIPS_C_FIQ_HYP_FINAL_STATUS macro
H A DhalIRQ.c483 status = _IRQ_Read4Byte(REG_C_FIQ_HYP_FINAL_STATUS); in _HAL_IRQ_FIQHnd()
/utopia/UTPA2-700.0.x/modules/irq/hal/manhattan/irq/
H A DregIRQ.h210 #define REG_C_FIQ_HYP_FINAL_STATUS REG_FRC_C_FIQ_HYP_FINAL_STATUS macro
231 #define REG_C_FIQ_HYP_FINAL_STATUS REG_AEON_C_FIQ_HYP_FINAL_STATUS macro
256 #define REG_C_FIQ_HYP_FINAL_STATUS REG_MIPS_C_FIQ_HYP_FINAL_STATUS macro
282 #define REG_C_FIQ_HYP_FINAL_STATUS REG_MIPS_C_FIQ_HYP_FINAL_STATUS macro
306 #define REG_C_FIQ_HYP_FINAL_STATUS REG_MIPS_C_FIQ_HYP_FINAL_STATUS macro
329 #define REG_C_FIQ_HYP_FINAL_STATUS REG_MIPS_C_FIQ_HYP_FINAL_STATUS macro
353 #define REG_C_FIQ_HYP_FINAL_STATUS REG_MIPS_C_FIQ_HYP_FINAL_STATUS macro
H A DhalIRQ.c479 status = _IRQ_Read4Byte(REG_C_FIQ_HYP_FINAL_STATUS); in _HAL_IRQ_FIQHnd()
/utopia/UTPA2-700.0.x/modules/irq/hal/maxim/irq/
H A DregIRQ.h210 #define REG_C_FIQ_HYP_FINAL_STATUS REG_FRC_C_FIQ_HYP_FINAL_STATUS macro
231 #define REG_C_FIQ_HYP_FINAL_STATUS REG_AEON_C_FIQ_HYP_FINAL_STATUS macro
256 #define REG_C_FIQ_HYP_FINAL_STATUS REG_MIPS_C_FIQ_HYP_FINAL_STATUS macro
282 #define REG_C_FIQ_HYP_FINAL_STATUS REG_MIPS_C_FIQ_HYP_FINAL_STATUS macro
306 #define REG_C_FIQ_HYP_FINAL_STATUS REG_MIPS_C_FIQ_HYP_FINAL_STATUS macro
329 #define REG_C_FIQ_HYP_FINAL_STATUS REG_MIPS_C_FIQ_HYP_FINAL_STATUS macro
353 #define REG_C_FIQ_HYP_FINAL_STATUS REG_MIPS_C_FIQ_HYP_FINAL_STATUS macro
H A DhalIRQ.c483 status = _IRQ_Read4Byte(REG_C_FIQ_HYP_FINAL_STATUS); in _HAL_IRQ_FIQHnd()
/utopia/UTPA2-700.0.x/modules/irq/hal/M7621/irq/
H A DregIRQ.h210 #define REG_C_FIQ_HYP_FINAL_STATUS REG_FRC_C_FIQ_HYP_FINAL_STATUS macro
231 #define REG_C_FIQ_HYP_FINAL_STATUS REG_AEON_C_FIQ_HYP_FINAL_STATUS macro
256 #define REG_C_FIQ_HYP_FINAL_STATUS REG_MIPS_C_FIQ_HYP_FINAL_STATUS macro
282 #define REG_C_FIQ_HYP_FINAL_STATUS REG_MIPS_C_FIQ_HYP_FINAL_STATUS macro
306 #define REG_C_FIQ_HYP_FINAL_STATUS REG_MIPS_C_FIQ_HYP_FINAL_STATUS macro
329 #define REG_C_FIQ_HYP_FINAL_STATUS REG_MIPS_C_FIQ_HYP_FINAL_STATUS macro
353 #define REG_C_FIQ_HYP_FINAL_STATUS REG_MIPS_C_FIQ_HYP_FINAL_STATUS macro
H A DhalIRQ.c483 status = _IRQ_Read4Byte(REG_C_FIQ_HYP_FINAL_STATUS); in _HAL_IRQ_FIQHnd()
/utopia/UTPA2-700.0.x/modules/irq/hal/kano/irq/
H A DregIRQ.h168 #define REG_C_FIQ_HYP_FINAL_STATUS REG_AEON_C_FIQ_HYP_FINAL_STATUS macro
190 #define REG_C_FIQ_HYP_FINAL_STATUS REG_MIPS_C_FIQ_HYP_FINAL_STATUS macro
H A DhalIRQ.c458 status = _IRQ_Read4Byte(REG_C_FIQ_HYP_FINAL_STATUS); in _HAL_IRQ_FIQHnd()
/utopia/UTPA2-700.0.x/modules/irq/hal/k7u/irq/
H A DregIRQ.h168 #define REG_C_FIQ_HYP_FINAL_STATUS REG_AEON_C_FIQ_HYP_FINAL_STATUS macro
190 #define REG_C_FIQ_HYP_FINAL_STATUS REG_MIPS_C_FIQ_HYP_FINAL_STATUS macro
H A DhalIRQ.c458 status = _IRQ_Read4Byte(REG_C_FIQ_HYP_FINAL_STATUS); in _HAL_IRQ_FIQHnd()
/utopia/UTPA2-700.0.x/modules/irq/hal/k6lite/irq/
H A DregIRQ.h168 #define REG_C_FIQ_HYP_FINAL_STATUS REG_AEON_C_FIQ_HYP_FINAL_STATUS macro
190 #define REG_C_FIQ_HYP_FINAL_STATUS REG_MIPS_C_FIQ_HYP_FINAL_STATUS macro
H A DhalIRQ.c458 status = _IRQ_Read4Byte(REG_C_FIQ_HYP_FINAL_STATUS); in _HAL_IRQ_FIQHnd()
/utopia/UTPA2-700.0.x/modules/irq/hal/curry/irq/
H A DregIRQ.h168 #define REG_C_FIQ_HYP_FINAL_STATUS REG_AEON_C_FIQ_HYP_FINAL_STATUS macro
190 #define REG_C_FIQ_HYP_FINAL_STATUS REG_MIPS_C_FIQ_HYP_FINAL_STATUS macro
H A DhalIRQ.c458 status = _IRQ_Read4Byte(REG_C_FIQ_HYP_FINAL_STATUS); in _HAL_IRQ_FIQHnd()
/utopia/UTPA2-700.0.x/modules/irq/hal/k6/irq/
H A DregIRQ.h168 #define REG_C_FIQ_HYP_FINAL_STATUS REG_AEON_C_FIQ_HYP_FINAL_STATUS macro
190 #define REG_C_FIQ_HYP_FINAL_STATUS REG_MIPS_C_FIQ_HYP_FINAL_STATUS macro
H A DhalIRQ.c458 status = _IRQ_Read4Byte(REG_C_FIQ_HYP_FINAL_STATUS); in _HAL_IRQ_FIQHnd()