Home
last modified time | relevance | path

Searched refs:REG_C_FIQ_CLR (Results 1 – 25 of 32) sorted by relevance

12

/utopia/UTPA2-700.0.x/modules/irq/hal/M7821/irq/
H A DregIRQ.h198 #define REG_C_FIQ_CLR REG_FRC_C_FIQ_CLR macro
219 #define REG_C_FIQ_CLR REG_AEON_C_FIQ_CLR macro
244 #define REG_C_FIQ_CLR REG_MIPS_C_FIQ_CLR macro
270 #define REG_C_FIQ_CLR REG_MIPS_C_FIQ_CLR macro
294 #define REG_C_FIQ_CLR REG_MIPS_C_FIQ_CLR macro
317 #define REG_C_FIQ_CLR REG_MIPS_C_FIQ_CLR macro
341 #define REG_C_FIQ_CLR REG_MIPS_C_FIQ_CLR macro
364 #define REG_C_FIQ_CLR REG_MIPS_C_FIQ_CLR macro
H A DhalIRQ.c337 _IRQ_Write4Byte(REG_C_FIQ_CLR + 0, status); in _HAL_IRQ_FIQHnd_ARM()
338 _IRQ_Write4Byte(REG_C_FIQ_CLR + 0, 0); in _HAL_IRQ_FIQHnd_ARM()
429 _IRQ_Write4Byte(REG_C_FIQ_CLR + 0, status); in _HAL_IRQ_FIQHnd()
430 _IRQ_Write4Byte(REG_C_FIQ_CLR + 0, 0); in _HAL_IRQ_FIQHnd()
450 _IRQ_Write4Byte(REG_C_FIQ_CLR + 0, status); in _HAL_IRQ_FIQHnd()
451 _IRQ_Write4Byte(REG_C_FIQ_CLR + 0, 0); in _HAL_IRQ_FIQHnd()
/utopia/UTPA2-700.0.x/modules/irq/hal/macan/irq/
H A DregIRQ.h198 #define REG_C_FIQ_CLR REG_FRC_C_FIQ_CLR macro
219 #define REG_C_FIQ_CLR REG_AEON_C_FIQ_CLR macro
244 #define REG_C_FIQ_CLR REG_MIPS_C_FIQ_CLR macro
270 #define REG_C_FIQ_CLR REG_MIPS_C_FIQ_CLR macro
294 #define REG_C_FIQ_CLR REG_MIPS_C_FIQ_CLR macro
317 #define REG_C_FIQ_CLR REG_MIPS_C_FIQ_CLR macro
341 #define REG_C_FIQ_CLR REG_MIPS_C_FIQ_CLR macro
364 #define REG_C_FIQ_CLR REG_MIPS_C_FIQ_CLR macro
H A DhalIRQ.c331 _IRQ_Write4Byte(REG_C_FIQ_CLR + 0, status); in _HAL_IRQ_FIQHnd_ARM()
332 _IRQ_Write4Byte(REG_C_FIQ_CLR + 0, 0); in _HAL_IRQ_FIQHnd_ARM()
423 _IRQ_Write4Byte(REG_C_FIQ_CLR + 0, status); in _HAL_IRQ_FIQHnd()
424 _IRQ_Write4Byte(REG_C_FIQ_CLR + 0, 0); in _HAL_IRQ_FIQHnd()
444 _IRQ_Write4Byte(REG_C_FIQ_CLR + 0, status); in _HAL_IRQ_FIQHnd()
445 _IRQ_Write4Byte(REG_C_FIQ_CLR + 0, 0); in _HAL_IRQ_FIQHnd()
/utopia/UTPA2-700.0.x/modules/irq/hal/maserati/irq/
H A DregIRQ.h198 #define REG_C_FIQ_CLR REG_FRC_C_FIQ_CLR macro
219 #define REG_C_FIQ_CLR REG_AEON_C_FIQ_CLR macro
244 #define REG_C_FIQ_CLR REG_MIPS_C_FIQ_CLR macro
270 #define REG_C_FIQ_CLR REG_MIPS_C_FIQ_CLR macro
294 #define REG_C_FIQ_CLR REG_MIPS_C_FIQ_CLR macro
317 #define REG_C_FIQ_CLR REG_MIPS_C_FIQ_CLR macro
341 #define REG_C_FIQ_CLR REG_MIPS_C_FIQ_CLR macro
H A DhalIRQ.c335 _IRQ_Write4Byte(REG_C_FIQ_CLR + 0, status); in _HAL_IRQ_FIQHnd_ARM()
336 _IRQ_Write4Byte(REG_C_FIQ_CLR + 0, 0); in _HAL_IRQ_FIQHnd_ARM()
427 _IRQ_Write4Byte(REG_C_FIQ_CLR + 0, status); in _HAL_IRQ_FIQHnd()
428 _IRQ_Write4Byte(REG_C_FIQ_CLR + 0, 0); in _HAL_IRQ_FIQHnd()
448 _IRQ_Write4Byte(REG_C_FIQ_CLR + 0, status); in _HAL_IRQ_FIQHnd()
449 _IRQ_Write4Byte(REG_C_FIQ_CLR + 0, 0); in _HAL_IRQ_FIQHnd()
/utopia/UTPA2-700.0.x/modules/irq/hal/manhattan/irq/
H A DregIRQ.h198 #define REG_C_FIQ_CLR REG_FRC_C_FIQ_CLR macro
219 #define REG_C_FIQ_CLR REG_AEON_C_FIQ_CLR macro
244 #define REG_C_FIQ_CLR REG_MIPS_C_FIQ_CLR macro
270 #define REG_C_FIQ_CLR REG_MIPS_C_FIQ_CLR macro
294 #define REG_C_FIQ_CLR REG_MIPS_C_FIQ_CLR macro
317 #define REG_C_FIQ_CLR REG_MIPS_C_FIQ_CLR macro
341 #define REG_C_FIQ_CLR REG_MIPS_C_FIQ_CLR macro
H A DhalIRQ.c331 _IRQ_Write4Byte(REG_C_FIQ_CLR + 0, status); in _HAL_IRQ_FIQHnd_ARM()
332 _IRQ_Write4Byte(REG_C_FIQ_CLR + 0, 0); in _HAL_IRQ_FIQHnd_ARM()
423 _IRQ_Write4Byte(REG_C_FIQ_CLR + 0, status); in _HAL_IRQ_FIQHnd()
424 _IRQ_Write4Byte(REG_C_FIQ_CLR + 0, 0); in _HAL_IRQ_FIQHnd()
444 _IRQ_Write4Byte(REG_C_FIQ_CLR + 0, status); in _HAL_IRQ_FIQHnd()
445 _IRQ_Write4Byte(REG_C_FIQ_CLR + 0, 0); in _HAL_IRQ_FIQHnd()
/utopia/UTPA2-700.0.x/modules/irq/hal/maxim/irq/
H A DregIRQ.h198 #define REG_C_FIQ_CLR REG_FRC_C_FIQ_CLR macro
219 #define REG_C_FIQ_CLR REG_AEON_C_FIQ_CLR macro
244 #define REG_C_FIQ_CLR REG_MIPS_C_FIQ_CLR macro
270 #define REG_C_FIQ_CLR REG_MIPS_C_FIQ_CLR macro
294 #define REG_C_FIQ_CLR REG_MIPS_C_FIQ_CLR macro
317 #define REG_C_FIQ_CLR REG_MIPS_C_FIQ_CLR macro
341 #define REG_C_FIQ_CLR REG_MIPS_C_FIQ_CLR macro
H A DhalIRQ.c335 _IRQ_Write4Byte(REG_C_FIQ_CLR + 0, status); in _HAL_IRQ_FIQHnd_ARM()
336 _IRQ_Write4Byte(REG_C_FIQ_CLR + 0, 0); in _HAL_IRQ_FIQHnd_ARM()
427 _IRQ_Write4Byte(REG_C_FIQ_CLR + 0, status); in _HAL_IRQ_FIQHnd()
428 _IRQ_Write4Byte(REG_C_FIQ_CLR + 0, 0); in _HAL_IRQ_FIQHnd()
448 _IRQ_Write4Byte(REG_C_FIQ_CLR + 0, status); in _HAL_IRQ_FIQHnd()
449 _IRQ_Write4Byte(REG_C_FIQ_CLR + 0, 0); in _HAL_IRQ_FIQHnd()
/utopia/UTPA2-700.0.x/modules/irq/hal/M7621/irq/
H A DregIRQ.h198 #define REG_C_FIQ_CLR REG_FRC_C_FIQ_CLR macro
219 #define REG_C_FIQ_CLR REG_AEON_C_FIQ_CLR macro
244 #define REG_C_FIQ_CLR REG_MIPS_C_FIQ_CLR macro
270 #define REG_C_FIQ_CLR REG_MIPS_C_FIQ_CLR macro
294 #define REG_C_FIQ_CLR REG_MIPS_C_FIQ_CLR macro
317 #define REG_C_FIQ_CLR REG_MIPS_C_FIQ_CLR macro
341 #define REG_C_FIQ_CLR REG_MIPS_C_FIQ_CLR macro
H A DhalIRQ.c335 _IRQ_Write4Byte(REG_C_FIQ_CLR + 0, status); in _HAL_IRQ_FIQHnd_ARM()
336 _IRQ_Write4Byte(REG_C_FIQ_CLR + 0, 0); in _HAL_IRQ_FIQHnd_ARM()
427 _IRQ_Write4Byte(REG_C_FIQ_CLR + 0, status); in _HAL_IRQ_FIQHnd()
428 _IRQ_Write4Byte(REG_C_FIQ_CLR + 0, 0); in _HAL_IRQ_FIQHnd()
448 _IRQ_Write4Byte(REG_C_FIQ_CLR + 0, status); in _HAL_IRQ_FIQHnd()
449 _IRQ_Write4Byte(REG_C_FIQ_CLR + 0, 0); in _HAL_IRQ_FIQHnd()
/utopia/UTPA2-700.0.x/modules/irq/hal/mustang/irq/
H A DregIRQ.h152 #define REG_C_FIQ_CLR REG_AEON_C_FIQ_CLR macro
169 #define REG_C_FIQ_CLR REG_MIPS_C_FIQ_CLR macro
187 #define REG_C_FIQ_CLR REG_MIPS_C_FIQ_CLR macro
203 #define REG_C_FIQ_CLR REG_MIPS_C_FIQ_CLR macro
219 #define REG_C_FIQ_CLR REG_MIPS_C_FIQ_CLR macro
/utopia/UTPA2-700.0.x/modules/irq/hal/maldives/irq/
H A DregIRQ.h152 #define REG_C_FIQ_CLR REG_AEON_C_FIQ_CLR macro
169 #define REG_C_FIQ_CLR REG_MIPS_C_FIQ_CLR macro
187 #define REG_C_FIQ_CLR REG_MIPS_C_FIQ_CLR macro
203 #define REG_C_FIQ_CLR REG_MIPS_C_FIQ_CLR macro
219 #define REG_C_FIQ_CLR REG_MIPS_C_FIQ_CLR macro
/utopia/UTPA2-700.0.x/modules/irq/hal/k6/irq/
H A DhalIRQ.c332 _IRQ_Write4Byte(REG_C_FIQ_CLR + 0, status); in _HAL_IRQ_FIQHnd_ARM()
333 _IRQ_Write4Byte(REG_C_FIQ_CLR + 0, 0); in _HAL_IRQ_FIQHnd_ARM()
423 _IRQ_Write4Byte(REG_C_FIQ_CLR + 0, status); in _HAL_IRQ_FIQHnd()
424 _IRQ_Write4Byte(REG_C_FIQ_CLR + 0, 0); in _HAL_IRQ_FIQHnd()
/utopia/UTPA2-700.0.x/modules/irq/hal/k6lite/irq/
H A DhalIRQ.c332 _IRQ_Write4Byte(REG_C_FIQ_CLR + 0, status); in _HAL_IRQ_FIQHnd_ARM()
333 _IRQ_Write4Byte(REG_C_FIQ_CLR + 0, 0); in _HAL_IRQ_FIQHnd_ARM()
423 _IRQ_Write4Byte(REG_C_FIQ_CLR + 0, status); in _HAL_IRQ_FIQHnd()
424 _IRQ_Write4Byte(REG_C_FIQ_CLR + 0, 0); in _HAL_IRQ_FIQHnd()
H A DregIRQ.h156 #define REG_C_FIQ_CLR REG_AEON_C_FIQ_CLR macro
178 #define REG_C_FIQ_CLR REG_MIPS_C_FIQ_CLR macro
/utopia/UTPA2-700.0.x/modules/irq/hal/kano/irq/
H A DhalIRQ.c332 _IRQ_Write4Byte(REG_C_FIQ_CLR + 0, status); in _HAL_IRQ_FIQHnd_ARM()
333 _IRQ_Write4Byte(REG_C_FIQ_CLR + 0, 0); in _HAL_IRQ_FIQHnd_ARM()
423 _IRQ_Write4Byte(REG_C_FIQ_CLR + 0, status); in _HAL_IRQ_FIQHnd()
424 _IRQ_Write4Byte(REG_C_FIQ_CLR + 0, 0); in _HAL_IRQ_FIQHnd()
H A DregIRQ.h156 #define REG_C_FIQ_CLR REG_AEON_C_FIQ_CLR macro
178 #define REG_C_FIQ_CLR REG_MIPS_C_FIQ_CLR macro
/utopia/UTPA2-700.0.x/modules/irq/hal/k7u/irq/
H A DhalIRQ.c332 _IRQ_Write4Byte(REG_C_FIQ_CLR + 0, status); in _HAL_IRQ_FIQHnd_ARM()
333 _IRQ_Write4Byte(REG_C_FIQ_CLR + 0, 0); in _HAL_IRQ_FIQHnd_ARM()
423 _IRQ_Write4Byte(REG_C_FIQ_CLR + 0, status); in _HAL_IRQ_FIQHnd()
424 _IRQ_Write4Byte(REG_C_FIQ_CLR + 0, 0); in _HAL_IRQ_FIQHnd()
H A DregIRQ.h156 #define REG_C_FIQ_CLR REG_AEON_C_FIQ_CLR macro
178 #define REG_C_FIQ_CLR REG_MIPS_C_FIQ_CLR macro
/utopia/UTPA2-700.0.x/modules/irq/hal/curry/irq/
H A DhalIRQ.c332 _IRQ_Write4Byte(REG_C_FIQ_CLR + 0, status); in _HAL_IRQ_FIQHnd_ARM()
333 _IRQ_Write4Byte(REG_C_FIQ_CLR + 0, 0); in _HAL_IRQ_FIQHnd_ARM()
423 _IRQ_Write4Byte(REG_C_FIQ_CLR + 0, status); in _HAL_IRQ_FIQHnd()
424 _IRQ_Write4Byte(REG_C_FIQ_CLR + 0, 0); in _HAL_IRQ_FIQHnd()
/utopia/UTPA2-700.0.x/modules/irq/hal/mainz/irq/
H A DregIRQ.h143 #define REG_C_FIQ_CLR REG_AEON_C_FIQ_CLR macro
159 #define REG_C_FIQ_CLR REG_MIPS_C_FIQ_CLR macro
/utopia/UTPA2-700.0.x/modules/irq/hal/mooney/irq/
H A DregIRQ.h143 #define REG_C_FIQ_CLR REG_AEON_C_FIQ_CLR macro
159 #define REG_C_FIQ_CLR REG_MIPS_C_FIQ_CLR macro
/utopia/UTPA2-700.0.x/modules/irq/hal/messi/irq/
H A DregIRQ.h143 #define REG_C_FIQ_CLR REG_AEON_C_FIQ_CLR macro
159 #define REG_C_FIQ_CLR REG_MIPS_C_FIQ_CLR macro

12