Home
last modified time | relevance | path

Searched refs:FIQ_CFG0_SW_RSTZ (Results 1 – 22 of 22) sorted by relevance

/utopia/UTPA2-700.0.x/modules/dmx/hal/macan/fq/
H A DhalFQ.c211 …ng].Reg_fiq_config0), _CLR_(_HAL_REG16_R(&(_REGFIQ[u32FQEng].Reg_fiq_config0)), FIQ_CFG0_SW_RSTZ)); in HAL_FQ_SWReset()
215 …ng].Reg_fiq_config0), _SET_(_HAL_REG16_R(&(_REGFIQ[u32FQEng].Reg_fiq_config0)), FIQ_CFG0_SW_RSTZ)); in HAL_FQ_SWReset()
H A DregFQ.h122 #define FIQ_CFG0_SW_RSTZ 0x0001 //sw_rstz macro
/utopia/UTPA2-700.0.x/modules/dmx/hal/manhattan/fq/
H A DhalFQ.c214 …ng].Reg_fiq_config0), _CLR_(_HAL_REG16_R(&(_REGFIQ[u32FQEng].Reg_fiq_config0)), FIQ_CFG0_SW_RSTZ)); in HAL_FQ_SWReset()
218 …ng].Reg_fiq_config0), _SET_(_HAL_REG16_R(&(_REGFIQ[u32FQEng].Reg_fiq_config0)), FIQ_CFG0_SW_RSTZ)); in HAL_FQ_SWReset()
H A DregFQ.h122 #define FIQ_CFG0_SW_RSTZ 0x0001 //sw_rstz macro
/utopia/UTPA2-700.0.x/modules/dmx/hal/kano/fq/
H A DhalFQ.c201 …ng].Reg_fiq_config0), _CLR_(_HAL_REG16_R(&(_REGFIQ[u32FQEng].Reg_fiq_config0)), FIQ_CFG0_SW_RSTZ)); in HAL_FQ_SWReset()
205 …ng].Reg_fiq_config0), _SET_(_HAL_REG16_R(&(_REGFIQ[u32FQEng].Reg_fiq_config0)), FIQ_CFG0_SW_RSTZ)); in HAL_FQ_SWReset()
H A DregFQ.h122 #define FIQ_CFG0_SW_RSTZ 0x0001 //sw_rstz macro
/utopia/UTPA2-700.0.x/modules/dmx/hal/k6lite/fq/
H A DhalFQ.c200 …ng].Reg_fiq_config0), _CLR_(_HAL_REG16_R(&(_REGFIQ[u32FQEng].Reg_fiq_config0)), FIQ_CFG0_SW_RSTZ)); in HAL_FQ_SWReset()
204 …ng].Reg_fiq_config0), _SET_(_HAL_REG16_R(&(_REGFIQ[u32FQEng].Reg_fiq_config0)), FIQ_CFG0_SW_RSTZ)); in HAL_FQ_SWReset()
H A DregFQ.h122 #define FIQ_CFG0_SW_RSTZ 0x0001 //sw_rstz macro
/utopia/UTPA2-700.0.x/modules/dmx/hal/k6/fq/
H A DhalFQ.c200 …ng].Reg_fiq_config0), _CLR_(_HAL_REG16_R(&(_REGFIQ[u32FQEng].Reg_fiq_config0)), FIQ_CFG0_SW_RSTZ)); in HAL_FQ_SWReset()
204 …ng].Reg_fiq_config0), _SET_(_HAL_REG16_R(&(_REGFIQ[u32FQEng].Reg_fiq_config0)), FIQ_CFG0_SW_RSTZ)); in HAL_FQ_SWReset()
H A DregFQ.h122 #define FIQ_CFG0_SW_RSTZ 0x0001 //sw_rstz macro
/utopia/UTPA2-700.0.x/modules/dmx/hal/curry/fq/
H A DhalFQ.c223 …ng].Reg_fiq_config0), _CLR_(_HAL_REG16_R(&(_REGFIQ[u32FQEng].Reg_fiq_config0)), FIQ_CFG0_SW_RSTZ)); in HAL_FQ_SWReset()
227 …ng].Reg_fiq_config0), _SET_(_HAL_REG16_R(&(_REGFIQ[u32FQEng].Reg_fiq_config0)), FIQ_CFG0_SW_RSTZ)); in HAL_FQ_SWReset()
H A DregFQ.h122 #define FIQ_CFG0_SW_RSTZ 0x0001 //sw_rstz macro
/utopia/UTPA2-700.0.x/modules/dmx/hal/M7621/fq/
H A DhalFQ.c254 …ng].Reg_fiq_config0), _CLR_(_HAL_REG16_R(&(_REGFIQ[u32FQEng].Reg_fiq_config0)), FIQ_CFG0_SW_RSTZ)); in HAL_FQ_SWReset()
258 …ng].Reg_fiq_config0), _SET_(_HAL_REG16_R(&(_REGFIQ[u32FQEng].Reg_fiq_config0)), FIQ_CFG0_SW_RSTZ)); in HAL_FQ_SWReset()
H A DregFQ.h122 #define FIQ_CFG0_SW_RSTZ 0x0001 //sw_rstz macro
/utopia/UTPA2-700.0.x/modules/dmx/hal/maxim/fq/
H A DhalFQ.c254 …ng].Reg_fiq_config0), _CLR_(_HAL_REG16_R(&(_REGFIQ[u32FQEng].Reg_fiq_config0)), FIQ_CFG0_SW_RSTZ)); in HAL_FQ_SWReset()
258 …ng].Reg_fiq_config0), _SET_(_HAL_REG16_R(&(_REGFIQ[u32FQEng].Reg_fiq_config0)), FIQ_CFG0_SW_RSTZ)); in HAL_FQ_SWReset()
H A DregFQ.h122 #define FIQ_CFG0_SW_RSTZ 0x0001 //sw_rstz macro
/utopia/UTPA2-700.0.x/modules/dmx/hal/M7821/fq/
H A DhalFQ.c255 …ng].Reg_fiq_config0), _CLR_(_HAL_REG16_R(&(_REGFIQ[u32FQEng].Reg_fiq_config0)), FIQ_CFG0_SW_RSTZ)); in HAL_FQ_SWReset()
259 …ng].Reg_fiq_config0), _SET_(_HAL_REG16_R(&(_REGFIQ[u32FQEng].Reg_fiq_config0)), FIQ_CFG0_SW_RSTZ)); in HAL_FQ_SWReset()
H A DregFQ.h122 #define FIQ_CFG0_SW_RSTZ 0x0001 //sw_rstz macro
/utopia/UTPA2-700.0.x/modules/dmx/hal/maserati/fq/
H A DhalFQ.c255 …ng].Reg_fiq_config0), _CLR_(_HAL_REG16_R(&(_REGFIQ[u32FQEng].Reg_fiq_config0)), FIQ_CFG0_SW_RSTZ)); in HAL_FQ_SWReset()
259 …ng].Reg_fiq_config0), _SET_(_HAL_REG16_R(&(_REGFIQ[u32FQEng].Reg_fiq_config0)), FIQ_CFG0_SW_RSTZ)); in HAL_FQ_SWReset()
H A DregFQ.h122 #define FIQ_CFG0_SW_RSTZ 0x0001 //sw_rstz macro
/utopia/UTPA2-700.0.x/modules/dmx/hal/k7u/fq/
H A DhalFQ.c240 …ng].Reg_fiq_config0), _CLR_(_HAL_REG16_R(&(_REGFIQ[u32FQEng].Reg_fiq_config0)), FIQ_CFG0_SW_RSTZ)); in HAL_FQ_SWReset()
244 …ng].Reg_fiq_config0), _SET_(_HAL_REG16_R(&(_REGFIQ[u32FQEng].Reg_fiq_config0)), FIQ_CFG0_SW_RSTZ)); in HAL_FQ_SWReset()
H A DregFQ.h125 #define FIQ_CFG0_SW_RSTZ 0x0001 //sw_rstz macro