Home
last modified time | relevance | path

Searched refs:FIQ_CFG0_RESET_WR_PTR (Results 1 – 22 of 22) sorted by relevance

/utopia/UTPA2-700.0.x/modules/dmx/hal/macan/fq/
H A DhalFQ.c177 …eg_fiq_config0), _SET_(_HAL_REG16_R(&(_REGFIQ[u32FQEng].Reg_fiq_config0)), FIQ_CFG0_RESET_WR_PTR)); in HAL_FQ_PVR_Start()
178 …eg_fiq_config0), _CLR_(_HAL_REG16_R(&(_REGFIQ[u32FQEng].Reg_fiq_config0)), FIQ_CFG0_RESET_WR_PTR)); in HAL_FQ_PVR_Start()
H A DregFQ.h124 #define FIQ_CFG0_RESET_WR_PTR 0x0004 //str2miu_rst_wadr macro
/utopia/UTPA2-700.0.x/modules/dmx/hal/manhattan/fq/
H A DhalFQ.c180 …eg_fiq_config0), _SET_(_HAL_REG16_R(&(_REGFIQ[u32FQEng].Reg_fiq_config0)), FIQ_CFG0_RESET_WR_PTR)); in HAL_FQ_PVR_Start()
181 …eg_fiq_config0), _CLR_(_HAL_REG16_R(&(_REGFIQ[u32FQEng].Reg_fiq_config0)), FIQ_CFG0_RESET_WR_PTR)); in HAL_FQ_PVR_Start()
H A DregFQ.h124 #define FIQ_CFG0_RESET_WR_PTR 0x0004 //str2miu_rst_wadr macro
/utopia/UTPA2-700.0.x/modules/dmx/hal/kano/fq/
H A DhalFQ.c167 …eg_fiq_config0), _SET_(_HAL_REG16_R(&(_REGFIQ[u32FQEng].Reg_fiq_config0)), FIQ_CFG0_RESET_WR_PTR)); in HAL_FQ_PVR_Start()
168 …eg_fiq_config0), _CLR_(_HAL_REG16_R(&(_REGFIQ[u32FQEng].Reg_fiq_config0)), FIQ_CFG0_RESET_WR_PTR)); in HAL_FQ_PVR_Start()
H A DregFQ.h124 #define FIQ_CFG0_RESET_WR_PTR 0x0004 //str2miu_rst_wadr macro
/utopia/UTPA2-700.0.x/modules/dmx/hal/k6lite/fq/
H A DhalFQ.c166 …eg_fiq_config0), _SET_(_HAL_REG16_R(&(_REGFIQ[u32FQEng].Reg_fiq_config0)), FIQ_CFG0_RESET_WR_PTR)); in HAL_FQ_PVR_Start()
167 …eg_fiq_config0), _CLR_(_HAL_REG16_R(&(_REGFIQ[u32FQEng].Reg_fiq_config0)), FIQ_CFG0_RESET_WR_PTR)); in HAL_FQ_PVR_Start()
H A DregFQ.h124 #define FIQ_CFG0_RESET_WR_PTR 0x0004 //str2miu_rst_wadr macro
/utopia/UTPA2-700.0.x/modules/dmx/hal/k6/fq/
H A DhalFQ.c166 …eg_fiq_config0), _SET_(_HAL_REG16_R(&(_REGFIQ[u32FQEng].Reg_fiq_config0)), FIQ_CFG0_RESET_WR_PTR)); in HAL_FQ_PVR_Start()
167 …eg_fiq_config0), _CLR_(_HAL_REG16_R(&(_REGFIQ[u32FQEng].Reg_fiq_config0)), FIQ_CFG0_RESET_WR_PTR)); in HAL_FQ_PVR_Start()
H A DregFQ.h124 #define FIQ_CFG0_RESET_WR_PTR 0x0004 //str2miu_rst_wadr macro
/utopia/UTPA2-700.0.x/modules/dmx/hal/curry/fq/
H A DhalFQ.c189 …eg_fiq_config0), _SET_(_HAL_REG16_R(&(_REGFIQ[u32FQEng].Reg_fiq_config0)), FIQ_CFG0_RESET_WR_PTR)); in HAL_FQ_PVR_Start()
190 …eg_fiq_config0), _CLR_(_HAL_REG16_R(&(_REGFIQ[u32FQEng].Reg_fiq_config0)), FIQ_CFG0_RESET_WR_PTR)); in HAL_FQ_PVR_Start()
H A DregFQ.h124 #define FIQ_CFG0_RESET_WR_PTR 0x0004 //str2miu_rst_wadr macro
/utopia/UTPA2-700.0.x/modules/dmx/hal/M7621/fq/
H A DhalFQ.c209 …eg_fiq_config0), _SET_(_HAL_REG16_R(&(_REGFIQ[u32FQEng].Reg_fiq_config0)), FIQ_CFG0_RESET_WR_PTR)); in _HAL_FQ_PVR_Reset()
213 …eg_fiq_config0), _CLR_(_HAL_REG16_R(&(_REGFIQ[u32FQEng].Reg_fiq_config0)), FIQ_CFG0_RESET_WR_PTR)); in _HAL_FQ_PVR_Reset()
H A DregFQ.h124 #define FIQ_CFG0_RESET_WR_PTR 0x0004 //str2miu_rst_wadr macro
/utopia/UTPA2-700.0.x/modules/dmx/hal/maxim/fq/
H A DhalFQ.c209 …eg_fiq_config0), _SET_(_HAL_REG16_R(&(_REGFIQ[u32FQEng].Reg_fiq_config0)), FIQ_CFG0_RESET_WR_PTR)); in _HAL_FQ_PVR_Reset()
213 …eg_fiq_config0), _CLR_(_HAL_REG16_R(&(_REGFIQ[u32FQEng].Reg_fiq_config0)), FIQ_CFG0_RESET_WR_PTR)); in _HAL_FQ_PVR_Reset()
H A DregFQ.h124 #define FIQ_CFG0_RESET_WR_PTR 0x0004 //str2miu_rst_wadr macro
/utopia/UTPA2-700.0.x/modules/dmx/hal/M7821/fq/
H A DhalFQ.c210 …eg_fiq_config0), _SET_(_HAL_REG16_R(&(_REGFIQ[u32FQEng].Reg_fiq_config0)), FIQ_CFG0_RESET_WR_PTR)); in _HAL_FQ_PVR_Reset()
214 …eg_fiq_config0), _CLR_(_HAL_REG16_R(&(_REGFIQ[u32FQEng].Reg_fiq_config0)), FIQ_CFG0_RESET_WR_PTR)); in _HAL_FQ_PVR_Reset()
H A DregFQ.h124 #define FIQ_CFG0_RESET_WR_PTR 0x0004 //str2miu_rst_wadr macro
/utopia/UTPA2-700.0.x/modules/dmx/hal/maserati/fq/
H A DhalFQ.c210 …eg_fiq_config0), _SET_(_HAL_REG16_R(&(_REGFIQ[u32FQEng].Reg_fiq_config0)), FIQ_CFG0_RESET_WR_PTR)); in _HAL_FQ_PVR_Reset()
214 …eg_fiq_config0), _CLR_(_HAL_REG16_R(&(_REGFIQ[u32FQEng].Reg_fiq_config0)), FIQ_CFG0_RESET_WR_PTR)); in _HAL_FQ_PVR_Reset()
H A DregFQ.h124 #define FIQ_CFG0_RESET_WR_PTR 0x0004 //str2miu_rst_wadr macro
/utopia/UTPA2-700.0.x/modules/dmx/hal/k7u/fq/
H A DhalFQ.c166 …eg_fiq_config0), _SET_(_HAL_REG16_R(&(_REGFIQ[u32FQEng].Reg_fiq_config0)), FIQ_CFG0_RESET_WR_PTR)); in HAL_FQ_PVR_Start()
167 …eg_fiq_config0), _CLR_(_HAL_REG16_R(&(_REGFIQ[u32FQEng].Reg_fiq_config0)), FIQ_CFG0_RESET_WR_PTR)); in HAL_FQ_PVR_Start()
H A DregFQ.h127 … #define FIQ_CFG0_RESET_WR_PTR 0x0004 //str2miu_rst_wadr macro