Home
last modified time | relevance | path

Searched refs:enc_pic (Results 1 – 13 of 13) sorted by relevance

/rockchip-linux_mpp/mpp/hal/rkenc/h265e/
H A Dhal_h265e_vepu541.c905 regs->enc_pic.roi_en = 1; in setup_vepu541_intra_refresh()
923 regs->enc_pic.roi_en = 1; in vepu541_h265_set_roi_regs()
926 regs->enc_pic.roi_en = 1; in vepu541_h265_set_roi_regs()
961 regs->enc_pic.roi_en = 1; in vepu541_h265_set_roi_regs()
989 regs->enc_pic.pic_qp = rc_cfg->quality_target; in vepu541_h265_set_rc_regs()
1002 regs->enc_pic.pic_qp = rc_cfg->quality_target; in vepu541_h265_set_rc_regs()
1055 regs->enc_pic.rdo_wgt_sel = 0; in vepu541_h265_set_rc_regs()
1057 regs->enc_pic.rdo_wgt_sel = 1; in vepu541_h265_set_rc_regs()
1171 regs->enc_pic.tot_poc_num = syn->sp.tot_poc_num; in vepu541_h265_set_slice_regs()
1436 regs->enc_pic.mei_stor = 1; in vepu54x_h265_set_hw_address()
[all …]
H A Dhal_h265e_vepu510.c1315 reg_frm->common.enc_pic.pic_qp = rc_cfg->quality_target; in vepu510_h265_set_rc_regs()
1327 reg_frm->common.enc_pic.pic_qp = rc_cfg->quality_target; in vepu510_h265_set_rc_regs()
1357 reg_frm->common.enc_pic.pic_qp = fqp_min; in vepu510_h265_set_rc_regs()
1537 regs->common.enc_pic.num_pic_tot_cur_hevc = syn->sp.tot_poc_num; in vepu510_h265_set_slice_regs()
1654 regs->common.enc_pic.mei_stor = 1; in vepu510_h265_set_hw_address()
1657 regs->common.enc_pic.mei_stor = 0; in vepu510_h265_set_hw_address()
1700 reg_frm->common.enc_pic.cur_frm_ref = 1; in vepu510_h265e_save_pass1_patch()
1703 reg_frm->common.enc_pic.rec_fbc_dis = 1; in vepu510_h265e_save_pass1_patch()
1712 reg_frm->common.enc_pic.slen_fifo = 0; in vepu510_h265e_save_pass1_patch()
1831 regs->reg_frm.common.enc_pic.slen_fifo = 0; in setup_vepu510_split()
[all …]
H A Dhal_h265e_vepu511.c677 reg_frm->common.enc_pic.cur_frm_ref = 1; in vepu511_h265e_save_pass1_patch()
680 reg_frm->common.enc_pic.rec_fbc_dis = 1; in vepu511_h265e_save_pass1_patch()
689 reg_frm->common.enc_pic.slen_fifo = 0; in vepu511_h265e_save_pass1_patch()
706 reg_frm->common.enc_pic.rfpr_compress_mode = 1; in vepu511_h265e_use_pass1_patch()
882 reg_frm->common.enc_pic.enc_stnd = 1; in vepu511_h265_set_prep()
884 reg_frm->common.enc_pic.cur_frm_ref = !syn->sp.non_reference_flag; in vepu511_h265_set_prep()
886 reg_frm->common.enc_pic.bs_scp = 1; in vepu511_h265_set_prep()
887 reg_frm->common.enc_pic.log2_ctu_num_hevc = mpp_ceil_log2(pic_wd32 * pic_h32); in vepu511_h265_set_prep()
892 reg_frm->common.enc_pic.rfpr_compress_mode = 0; in vepu511_h265_set_prep()
893 reg_frm->common.enc_pic.rec_fbc_dis = 0; in vepu511_h265_set_prep()
[all …]
H A Dhal_h265e_vepu541_reg.h158 } enc_pic; //swreg10 member
/rockchip-linux_mpp/mpp/hal/rkenc/h264e/
H A Dhal_h264e_vepu580.c839 regs->reg_base.enc_pic.cur_frm_ref = 1; in vepu580_h264e_save_pass1_patch()
842 regs->reg_base.enc_pic.rec_fbc_dis = 1; in vepu580_h264e_save_pass1_patch()
848 regs->reg_base.enc_pic.slen_fifo = 0; in vepu580_h264e_save_pass1_patch()
896 regs->reg_base.enc_pic.enc_stnd = 0; in setup_vepu580_codec()
897 regs->reg_base.enc_pic.cur_frm_ref = slice->nal_reference_idc > 0; in setup_vepu580_codec()
898 regs->reg_base.enc_pic.bs_scp = 1; in setup_vepu580_codec()
1289 regs->reg_base.enc_pic.pic_qp = qp_target; in setup_vepu580_rc_base()
1303 regs->reg_base.enc_pic.pic_qp = qp_target; in setup_vepu580_rc_base()
1563 regs->reg_base.enc_pic.roi_en = 1; in setup_vepu580_intra_refresh()
1590 regs->reg_base.enc_pic.roi_en = 1; in setup_vepu580_roi()
[all …]
H A Dhal_h264e_vepu510.c860 reg_frm->common.enc_pic.cur_frm_ref = 1; in vepu510_h264e_save_pass1_patch()
863 reg_frm->common.enc_pic.rec_fbc_dis = 1; in vepu510_h264e_save_pass1_patch()
869 reg_frm->common.enc_pic.slen_fifo = 0; in vepu510_h264e_save_pass1_patch()
919 reg_frm->common.enc_pic.enc_stnd = 0; in setup_vepu510_codec()
920 reg_frm->common.enc_pic.cur_frm_ref = slice->nal_reference_idc > 0; in setup_vepu510_codec()
921 reg_frm->common.enc_pic.bs_scp = 1; in setup_vepu510_codec()
1204 reg_frm->common.enc_pic.pic_qp = rc_info->quality_target; in setup_vepu510_rc_base()
1218 reg_frm->common.enc_pic.pic_qp = qp_target; in setup_vepu510_rc_base()
1248 reg_frm->common.enc_pic.pic_qp = fqp_min; in setup_vepu510_rc_base()
1560 reg_frm->common.enc_pic.slen_fifo = 0; in setup_vepu510_split()
[all …]
H A Dhal_h264e_vepu511.c832 reg_frm->common.enc_pic.cur_frm_ref = 1; in vepu511_h264e_save_pass1_patch()
835 reg_frm->common.enc_pic.rec_fbc_dis = 1; in vepu511_h264e_save_pass1_patch()
841 reg_frm->common.enc_pic.slen_fifo = 0; in vepu511_h264e_save_pass1_patch()
856 reg_frm->common.enc_pic.rfpr_compress_mode = 1; in vepu511_h264e_use_pass1_patch()
889 reg_frm->common.enc_pic.enc_stnd = 0; in setup_vepu511_codec()
890 reg_frm->common.enc_pic.cur_frm_ref = slice->nal_reference_idc > 0; in setup_vepu511_codec()
891 reg_frm->common.enc_pic.bs_scp = 1; in setup_vepu511_codec()
1196 reg_frm->common.enc_pic.pic_qp = rc_info->quality_target; in setup_vepu511_rc_base()
1210 reg_frm->common.enc_pic.pic_qp = qp_target; in setup_vepu511_rc_base()
1240 reg_frm->common.enc_pic.pic_qp = fqp_min; in setup_vepu511_rc_base()
[all …]
H A Dhal_h264e_vepu540c.c550 regs->reg_base.enc_pic.enc_stnd = 0; in setup_vepu540c_codec()
551 regs->reg_base.enc_pic.cur_frm_ref = slice->nal_reference_idc > 0; in setup_vepu540c_codec()
552 regs->reg_base.enc_pic.bs_scp = 1; in setup_vepu540c_codec()
932 regs->reg_base.enc_pic.pic_qp = rc_info->quality_target; in setup_vepu540c_rc_base()
946 regs->reg_base.enc_pic.pic_qp = qp_target; in setup_vepu540c_rc_base()
1119 regs->reg_base.enc_pic.slen_fifo = 0; in setup_vepu540c_split()
1130 regs->reg_base.enc_pic.slen_fifo = 0; in setup_vepu540c_split()
1131 regs->reg_base.enc_pic.slen_fifo = cfg->split.split_out ? 1 : 0; in setup_vepu540c_split()
1132 regs->reg_ctl.int_en.vslc_done_en = regs->reg_base.enc_pic.slen_fifo; in setup_vepu540c_split()
1147 regs->reg_base.enc_pic.slen_fifo = cfg->split.split_out ? 1 : 0; in setup_vepu540c_split()
[all …]
H A Dhal_h264e_vepu540c_reg.h361 } enc_pic; member
H A Dhal_h264e_vepu580_reg.h339 } enc_pic; member
/rockchip-linux_mpp/mpp/hal/rkenc/jpege/
H A Dhal_jpege_vepu511.c425 reg_base->common.enc_pic.enc_stnd = 2; // disable h264 or hevc in hal_jpege_vepu511_gen_regs()
429 reg_base->common.enc_pic.jpeg_slen_fifo = 0; in hal_jpege_vepu511_gen_regs()
/rockchip-linux_mpp/mpp/hal/rkenc/common/
H A Dvepu510_common.h510 } enc_pic; member
H A Dvepu511_common.h836 } enc_pic; member