| /rk3399_rockchip-uboot/arch/arm/cpu/armv8/fsl-layerscape/ |
| H A D | fsl_lsch3_speed.c | 69 unsigned long sysclk = CONFIG_SYS_CLK_FREQ; in get_sys_info() local
74 sys_info->freq_systembus = sysclk; in get_sys_info()
81 sys_info->freq_ddrbus = sysclk; in get_sys_info()
83 sys_info->freq_ddrbus2 = sysclk; in get_sys_info()
113 freq_c_pll[i] = sysclk * ratio[i]; in get_sys_info()
|
| H A D | fsl_lsch2_speed.c | 50 unsigned long sysclk = CONFIG_SYS_CLK_FREQ; in get_sys_info() local
53 sys_info->freq_systembus = sysclk; in get_sys_info()
62 sys_info->freq_ddrbus = sysclk; in get_sys_info()
|
| /rk3399_rockchip-uboot/arch/arm/cpu/armv7/ls102xa/ |
| H A D | clock.c | 41 unsigned long sysclk = CONFIG_SYS_CLK_FREQ; in get_sys_info() local
43 sys_info->freq_systembus = sysclk; in get_sys_info()
47 sys_info->freq_ddrbus = sysclk; in get_sys_info()
58 freq_c_pll[i] = sysclk * ratio[i]; in get_sys_info()
|
| /rk3399_rockchip-uboot/arch/arm/mach-stm32/stm32f4/ |
| H A D | clock.c | 192 u32 sysclk = 0; in clock_get() local
210 sysclk = ((CONFIG_STM32_HSE_HZ / pllm) * plln) / pllp; in clock_get()
215 return sysclk; in clock_get()
221 return sysclk >>= shift; in clock_get()
227 return sysclk >>= shift; in clock_get()
233 return sysclk >>= shift; in clock_get()
|
| /rk3399_rockchip-uboot/board/freescale/common/ |
| H A D | ngpixis.c | 156 void pixis_sysclk_set(unsigned long sysclk) in pixis_sysclk_set() argument
161 freq_word = ics307_sysclk_calculator(sysclk); in pixis_sysclk_set()
178 unsigned long sysclk; in pixis_reset_cmd() local
203 sysclk = simple_strtoul(argv[i + 1], NULL, 0); in pixis_reset_cmd()
205 pixis_sysclk_set(sysclk); in pixis_reset_cmd()
|
| H A D | pixis.c | 28 static int set_px_sysclk(unsigned long sysclk) in set_px_sysclk() argument
32 switch (sysclk) { in set_px_sysclk()
487 unsigned long sysclk; in pixis_reset_cmd() local
491 sysclk = simple_strtoul(p_cf_sysclk, NULL, 10); in pixis_reset_cmd()
495 if (!(set_px_sysclk(sysclk) in pixis_reset_cmd()
|
| /rk3399_rockchip-uboot/arch/arm/dts/ |
| H A D | fsl-ls1043a.dtsi | 19 sysclk: sysclk { label
23 clock-output-names = "sysclk";
47 clocks = <&sysclk>;
158 clocks = <&sysclk>;
167 clocks = <&sysclk>;
177 clocks = <&sysclk>;
185 clocks = <&sysclk>;
194 clocks = <&sysclk>;
203 clocks = <&sysclk>;
|
| H A D | fsl-ls1012a.dtsi | 13 sysclk: sysclk { label
17 clock-output-names = "sysclk";
41 clocks = <&sysclk>;
|
| H A D | ls1021a.dtsi | 23 sysclk = &sysclk;
114 sysclk: sysclk { label
117 clock-output-names = "sysclk";
124 clocks = <&sysclk>;
133 clocks = <&sysclk>;
254 clocks = <&sysclk>;
|
| H A D | fsl-ls1046a.dtsi | 19 sysclk: sysclk { label
23 clock-output-names = "sysclk";
47 clocks = <&sysclk>;
|
| H A D | dra7.dtsi | 1334 clock-names = "sysclk", "refclk";
1355 "div-clk", "phy-div", "sysclk";
1375 "div-clk", "phy-div", "sysclk";
1443 "sysclk",
|
| H A D | rk3528.dtsi | 2098 clock-names = "sysclk", "refclk";
|
| /rk3399_rockchip-uboot/drivers/clk/ |
| H A D | clk_stm32f7.c | 178 u32 sysclk = 0; in stm32_clk_get_rate() local
196 sysclk = ((CONFIG_STM32_HSE_HZ / pllm) * plln) / pllp; in stm32_clk_get_rate()
210 return sysclk >>= shift; in stm32_clk_get_rate()
217 return sysclk >>= shift; in stm32_clk_get_rate()
224 return sysclk >>= shift; in stm32_clk_get_rate()
|
| /rk3399_rockchip-uboot/board/Synology/ds109/ |
| H A D | ds109.h | 36 u32 sysclk; member
|
| H A D | ds109.c | 131 t->sysclk = CONFIG_SYS_TCLK*2; in setup_board_tags()
|
| /rk3399_rockchip-uboot/drivers/sound/ |
| H A D | max98095.c | 33 unsigned int sysclk; member
217 if (freq == max98095->sysclk) in max98095_set_sysclk()
241 max98095->sysclk = freq; in max98095_set_sysclk()
405 max98095->sysclk = -1U; in max98095_device_init()
|
| H A D | wm8994.c | 38 int sysclk[WM8994_MAX_AIF]; /* System clock frequency in Hz */ member
440 switch (wm8994->sysclk[aif-1]) { in configure_aif_clock()
463 __func__, wm8994->sysclk[aif-1]); in configure_aif_clock()
513 wm8994->sysclk[aif_id - 1] = clk_id; in wm8994_set_sysclk()
|
| /rk3399_rockchip-uboot/board/freescale/bsc9131rdb/ |
| H A D | README | 92 1. NAND Flash with sysclk 66MHz(J16 on RDB closed, default)
94 2. NAND Flash with sysclk 100MHz(J16 on RDB open)
96 3. SPI Flash with sysclk 66MHz(J16 on RDB closed, default)
98 4. SPI Flash with sysclk 100MHz(J16 on RDB open)
|
| /rk3399_rockchip-uboot/arch/powerpc/cpu/mpc85xx/ |
| H A D | speed.c | 77 unsigned long sysclk = CONFIG_SYS_CLK_FREQ; in get_sys_info() local
80 sys_info->freq_systembus = sysclk; in get_sys_info()
110 sys_info->freq_ddrbus = sysclk; in get_sys_info()
157 freq_c_pll[i] = sysclk * ratio[i]; in get_sys_info()
|