Home
last modified time | relevance | path

Searched refs:r12 (Results 1 – 25 of 33) sorted by relevance

12

/rk3399_rockchip-uboot/arch/arc/lib/
H A Dstrchr-700.S34 sub %r12, %r2, %r7
35 bic_s %r12, %r12, %r2
36 and %r12, %r12, %r4
37 brne.d %r12, 0, .Lfound0_ua
40 sub %r12, %r6, %r7
41 bic %r12, %r12, %r6
43 and %r7, %r12, %r4
49 and %r12, %r12, %r4
51 breq %r12, 0, .Loop
52 lsr_s %r12, %r12, 7
[all …]
H A Dstrlen.S23 sub %r12, %r6, %r7
24 bic %r12, %r12, %r6
25 or.eq %r12, %r12, %r1
26 and %r12, %r12, %r5
27 brne %r12, 0, .Learly_end
36 sub %r12, %r6, %r4
37 bic %r12, %r12, %r6
38 bmsk.ne %r12, %r12, %r7
39 or.eq %r12, %r12, %r1
40 and %r12, %r12, %r5
[all …]
H A Dmemcpy-700.S15 ld_s %r12, [%r1, 0]
19 st.ab %r12, [%r5, 4]
20 ld.a %r12, [%r1, 4]
24 st.ab %r12, [%r5, 4]
25 ld.a %r12, [%r1, 8]
33 xor_s %r12, %r12, %r3
34 bmsk %r12, %r12, %r2
35 xor_s %r12, %r12, %r3
39 xor_s %r3, %r3, %r12
41 xor_s %r12, %r12, %r3
[all …]
H A Dmemcmp.S18 or %r12, %r0, %r1
19 asl_s %r12, %r12, 30
21 brls %r2, %r12, .Lbytewise
27 ld_s %r12, [%r1, 4]
31 brne WORD2, %r12, .Lodd
59 asl %r12, %r5, %r1
61 lsr_s %r12, %r12, 1
63 sub %r0, %r2, %r12
66 xor %r0, WORD2, %r12
73 asl_s %r12, %r12, %r1
[all …]
H A Dmemset.S13 or %r12, %r0, %r2
14 bmsk.f %r12, %r12, 1
24 bmsk.f %r12, %r0, 1
25 add_s %r2, %r2, %r12
H A Dstrcpy-700.S29 ror %r12, %r8
32 tst_s %r2,%r12
43 tst_s %r2, %r12
48 tst %r2, %r12
H A Dstrcmp.S22 mov_s %r12, 0x01010101
23 ror %r5, %r12
28 sub %r4, %r2, %r12
/rk3399_rockchip-uboot/arch/arm/mach-mvebu/
H A Dlowlevel_spl.S9 stmfd sp!, {r0 - r12, lr} /* @ save registers on stack */
10 ldr r12, =CONFIG_SPL_BOOTROM_SAVE
11 str sp, [r12]
16 ldr r12, =CONFIG_SPL_BOOTROM_SAVE
17 ldr sp, [r12]
19 ldmfd sp!, {r0 - r12, pc} /* @ restore regs and return */
30 stmfd sp!, {r1-r12}
34 ldmfd sp!, {r1-r12}
46 stmfd sp!, {r1-r12}
52 ldmfd sp!, {r1-r12}
[all …]
/rk3399_rockchip-uboot/arch/microblaze/cpu/
H A Dstart.S141 mfs r12, rmsr
142 ori r12, r12, 0x1a0
143 mts rmsr, r12
242 1: lw r12, r21, r5 /* Load u-boot data */
243 sw r12, r23, r5 /* Write zero to loc */
244 cmp r12, r5, r6 /* Check if we have reach the end */
245 bneid r12, 1b
290 cmpu r12, r21, r22
291 beqi r12, 2f /* No GOT table - jump over */
297 3: lw r12, r21, r0 /* Load entry */
[all …]
H A Dirq.S25 swi r12, r1, 44
66 lwi r12, r1, 44
/rk3399_rockchip-uboot/arch/arm/mach-omap2/
H A Dlowlevel_init.S54 push {r4-r12, lr} @ save registers - ROM code may pollute
56 mov r12, r0 @ Service
63 pop {r4-r12, pc}
67 push {r4-r12, lr} @ save registers - ROM code may pollute
70 mov r12, #0x00 @ Secure Service ID in R12
82 mov r12, #0xFE
89 pop {r4-r12, pc}
/rk3399_rockchip-uboot/arch/arm/cpu/armv7/
H A Dsmccc-call.S26 mov r12, sp
29 ldm r12, {r4-r7}
32 ldr r12, [sp, #(4 * 4)]
33 stm r12, {r0-r3}
H A Dsleep.S27 push {r4 - r12, lr}
52 pop {r4 - r12, pc}
/rk3399_rockchip-uboot/arch/arm/cpu/arm926ejs/spear/
H A Dstart.S41 stmdb sp!, {r0-r12,r14}
48 ldmia sp!, {r0-r12,pc}
H A Dspr_lowlevel_init.S23 stmfd sp!,{r0-r12}
133 ldmia sp!,{r0-r12}
/rk3399_rockchip-uboot/arch/arm/cpu/arm926ejs/mxs/
H A Dstart.S61 push {r0-r12,r14}
87 pop {r0-r12,r14}
/rk3399_rockchip-uboot/arch/arm/mach-uniphier/arm32/
H A Dlowlevel_init.S59 orr r0, r12, #0x8 @ Outer Cacheability for table walks: WBWA
129 mov r12, r1 @ r12 is preserved during D-cache flush
135 str r0, [r12] @ mark the first section as Normal
137 str r0, [r12, #4] @ mark the second section as Normal
/rk3399_rockchip-uboot/arch/powerpc/cpu/mpc85xx/
H A Drelease.S308 ori r12,r13,MSR_IS|MSR_DS@l
309 mtspr SPRN_SRR1,r12
418 rlwinm r12,r4,0,0,5
444 mtspr IVPR,r12
457 mtspr SPRN_MAS2,r12
458 ori r12,r12,(MAS3_SX|MAS3_SW|MAS3_SR)
459 mtspr SPRN_MAS3,r12
H A Dstart.S993 mflr r12
1051 mtlr r12
1585 add r12,r12,r15
1733 mflr r12
1738 lwz r4,CriticalInput@got(r12)
1740 lwz r4,MachineCheck@got(r12)
1742 lwz r4,DataStorage@got(r12)
1744 lwz r4,InstStorage@got(r12)
1746 lwz r4,ExtInterrupt@got(r12)
1748 lwz r4,Alignment@got(r12)
[all …]
/rk3399_rockchip-uboot/include/
H A Dppc_asm.tmpl24 * Uses r12 to access the GOT
39 1: mflr r12 ; \
40 lwz r0,0b-1b(r12) ; \
41 add r12,r0,r12 ;
45 #define GOT(NAME) .L_ ## NAME (r12)
63 #define r12 12
/rk3399_rockchip-uboot/arch/arm/lib/
H A Dvectors.S194 stmia sp, {r0 - r12} @ Save user registers (now in svc mode) r0-r12
207 stmia sp, {r0 - r12} @ Calling r0-r12
/rk3399_rockchip-uboot/arch/nds32/cpu/n1213/ae3xx/
H A Dlowlevel_init.S119 lmw.bim $r12, [$r5], $r19
120 smw.bim $r12, [$r4], $r19
/rk3399_rockchip-uboot/arch/arc/include/asm/
H A Dptrace.h33 long r12; member
/rk3399_rockchip-uboot/arch/arm/mach-omap2/omap5/
H A Dsec_entry_cpu1.S43 mov r12, #0x00 @ Secure Service ID in R12
55 mov r12, #0xFE
/rk3399_rockchip-uboot/arch/nios2/cpu/
H A Dexceptions.S37 stw r12, 48(sp)
117 ldw r12, 48(sp)

12