Home
last modified time | relevance | path

Searched refs:pmc (Results 1 – 25 of 83) sorted by relevance

1234

/rk3399_rockchip-uboot/arch/arm/mach-at91/
H A Dclock.c17 struct at91_pmc *pmc = (struct at91_pmc *)ATMEL_BASE_PMC; in at91_periph_clk_enable() local
26 writel(id, &pmc->pcr); in at91_periph_clk_enable()
28 div_value = readl(&pmc->pcr) & AT91_PMC_PCR_DIV; in at91_periph_clk_enable()
32 writel(regval, &pmc->pcr); in at91_periph_clk_enable()
34 writel(0x01 << id, &pmc->pcer); in at91_periph_clk_enable()
40 struct at91_pmc *pmc = (struct at91_pmc *)ATMEL_BASE_PMC; in at91_periph_clk_disable() local
50 writel(regval, &pmc->pcr); in at91_periph_clk_disable()
52 writel(0x01 << id, &pmc->pcdr); in at91_periph_clk_disable()
58 struct at91_pmc *pmc = (struct at91_pmc *)ATMEL_BASE_PMC; in at91_system_clk_enable() local
60 writel(sys_clk, &pmc->scer); in at91_system_clk_enable()
[all …]
H A Dspl_atmel.c22 struct at91_pmc *pmc = (struct at91_pmc *)ATMEL_BASE_PMC; in switch_to_main_crystal_osc() local
25 tmp = readl(&pmc->mor); in switch_to_main_crystal_osc()
31 writel(tmp, &pmc->mor); in switch_to_main_crystal_osc()
32 while (!(readl(&pmc->sr) & AT91_PMC_IXR_MOSCS)) in switch_to_main_crystal_osc()
35 tmp = readl(&pmc->mor); in switch_to_main_crystal_osc()
39 writel(tmp, &pmc->mor); in switch_to_main_crystal_osc()
41 tmp = readl(&pmc->mor); in switch_to_main_crystal_osc()
45 writel(tmp, &pmc->mor); in switch_to_main_crystal_osc()
47 while (!(readl(&pmc->sr) & AT91_PMC_IXR_MOSCSELS)) in switch_to_main_crystal_osc()
51 while (!(readl(&pmc->mcfr) & AT91_PMC_MAINRDY)) in switch_to_main_crystal_osc()
[all …]
H A Dspl_at91.c33 struct at91_pmc *pmc = (struct at91_pmc *)ATMEL_BASE_PMC; in lowlevel_clock_init() local
35 if (!(readl(&pmc->sr) & AT91_PMC_MOSCS)) { in lowlevel_clock_init()
37 writel(AT91_PMC_MOSCS | (0x40 << 8), &pmc->mor); in lowlevel_clock_init()
40 while (!(readl(&pmc->sr) & AT91_PMC_MOSCS)) in lowlevel_clock_init()
45 if ((readl(&pmc->mckr) & AT91_PMC_CSS) == AT91_PMC_CSS_SLOW) { in lowlevel_clock_init()
48 tmp = readl(&pmc->mckr); in lowlevel_clock_init()
51 writel(tmp, &pmc->mckr); in lowlevel_clock_init()
52 while (!(readl(&pmc->sr) & AT91_PMC_MCKRDY)) in lowlevel_clock_init()
57 writel(tmp, &pmc->mckr); in lowlevel_clock_init()
58 while (!(readl(&pmc->sr) & AT91_PMC_MCKRDY)) in lowlevel_clock_init()
/rk3399_rockchip-uboot/arch/arm/mach-at91/arm926ejs/
H A Dclock.c117 at91_pmc_t *pmc = (at91_pmc_t *) ATMEL_BASE_PMC; in at91_clock_init() local
128 tmp = readl(&pmc->mcfr); in at91_clock_init()
137 gd->arch.plla_rate_hz = at91_pll_rate(main_clock, readl(&pmc->pllar)); in at91_clock_init()
156 mckr = readl(&pmc->mckr); in at91_clock_init()
205 struct at91_pmc *pmc = (struct at91_pmc *)ATMEL_BASE_PMC; in at91_plla_init() local
207 writel(pllar, &pmc->pllar); in at91_plla_init()
208 while (!(readl(&pmc->sr) & AT91_PMC_LOCKA)) in at91_plla_init()
213 struct at91_pmc *pmc = (struct at91_pmc *)ATMEL_BASE_PMC; in at91_pllb_init() local
215 writel(pllbr, &pmc->pllbr); in at91_pllb_init()
216 while (!(readl(&pmc->sr) & AT91_PMC_LOCKB)) in at91_pllb_init()
[all …]
/rk3399_rockchip-uboot/arch/arm/mach-at91/armv7/
H A Dclock.c59 struct at91_pmc *pmc = (struct at91_pmc *)ATMEL_BASE_PMC; in at91_clock_init() local
70 tmp = readl(&pmc->mcfr); in at91_clock_init()
79 gd->arch.plla_rate_hz = at91_pll_rate(main_clock, readl(&pmc->pllar)); in at91_clock_init()
85 mckr = readl(&pmc->mckr); in at91_clock_init()
118 struct at91_pmc *pmc = (struct at91_pmc *)ATMEL_BASE_PMC; in at91_plla_init() local
120 writel(pllar, &pmc->pllar); in at91_plla_init()
121 while (!(readl(&pmc->sr) & (AT91_PMC_LOCKA | AT91_PMC_MCKRDY))) in at91_plla_init()
127 struct at91_pmc *pmc = (struct at91_pmc *)ATMEL_BASE_PMC; in at91_mck_init() local
130 tmp = readl(&pmc->mckr); in at91_mck_init()
147 writel(tmp, &pmc->mckr); in at91_mck_init()
[all …]
/rk3399_rockchip-uboot/arch/arm/mach-tegra/tegra124/
H A Dcpu.c24 struct pmc_ctlr *pmc = (struct pmc_ctlr *)NV_PA_PMC_BASE; in enable_cpu_power_rail() local
38 writel(0x7C830, &pmc->pmc_cpupwrgood_timer); in enable_cpu_power_rail()
41 clrbits_le32(&pmc->pmc_cntrl, CPUPWRREQ_POL); in enable_cpu_power_rail()
42 setbits_le32(&pmc->pmc_cntrl, CPUPWRREQ_OE); in enable_cpu_power_rail()
115 struct pmc_ctlr *pmc = (struct pmc_ctlr *)NV_PA_PMC_BASE; in tegra124_init_clocks() local
132 val = readl(&pmc->pmc_osc_edpd_over); in tegra124_init_clocks()
135 writel(val, &pmc->pmc_osc_edpd_over); in tegra124_init_clocks()
138 setbits_le32(&pmc->pmc_cntrl2, HOLD_CKE_LOW_EN); in tegra124_init_clocks()
197 struct pmc_ctlr *pmc = (struct pmc_ctlr *)NV_PA_PMC_BASE; in is_partition_powered() local
201 reg = readl(&pmc->pmc_pwrgate_status); in is_partition_powered()
[all …]
/rk3399_rockchip-uboot/arch/arm/mach-at91/arm920t/
H A Dclock.c109 at91_pmc_t *pmc = (at91_pmc_t *) ATMEL_BASE_PMC; in at91_clock_init() local
120 tmp = readl(&pmc->mcfr); in at91_clock_init()
129 gd->arch.plla_rate_hz = at91_pll_rate(main_clock, readl(&pmc->pllar)); in at91_clock_init()
148 mckr = readl(&pmc->mckr); in at91_clock_init()
163 struct at91_pmc *pmc = (at91_pmc_t *)ATMEL_BASE_PMC; in at91_pllb_clk_enable() local
167 writel(pllbr, &pmc->pllbr); in at91_pllb_clk_enable()
168 while ((readl(&pmc->sr) & AT91_PMC_LOCKB) != AT91_PMC_LOCKB) { in at91_pllb_clk_enable()
181 struct at91_pmc *pmc = (at91_pmc_t *)ATMEL_BASE_PMC; in at91_pllb_clk_disable() local
185 writel(0, &pmc->pllbr); in at91_pllb_clk_disable()
186 while ((readl(&pmc->sr) & AT91_PMC_LOCKB) != 0) { in at91_pllb_clk_disable()
/rk3399_rockchip-uboot/drivers/clk/at91/
H A Dclk-utmi.c22 struct at91_pmc *pmc = plat->reg_base; in utmi_clk_enable() local
25 if (readl(&pmc->sr) & AT91_PMC_LOCKU) in utmi_clk_enable()
28 tmp = readl(&pmc->uckr); in utmi_clk_enable()
32 writel(tmp, &pmc->uckr); in utmi_clk_enable()
34 while (!(readl(&pmc->sr) & AT91_PMC_LOCKU)) in utmi_clk_enable()
H A Dclk-generated.c52 struct at91_pmc *pmc = plat->reg_base; in generic_clk_get_rate() local
59 writel(clk->id & AT91_PMC_PCR_PID_MASK, &pmc->pcr); in generic_clk_get_rate()
60 tmp = readl(&pmc->pcr); in generic_clk_get_rate()
79 struct at91_pmc *pmc = plat->reg_base; in generic_clk_set_rate() local
129 writel(clk->id & AT91_PMC_PCR_PID_MASK, &pmc->pcr); in generic_clk_set_rate()
130 tmp = readl(&pmc->pcr); in generic_clk_set_rate()
136 writel(tmp, &pmc->pcr); in generic_clk_set_rate()
138 while (!(readl(&pmc->sr) & AT91_PMC_GCKRDY)) in generic_clk_set_rate()
H A Dclk-peripheral.c58 struct at91_pmc *pmc = plat->reg_base; in periph_clk_enable() local
67 addr = &pmc->pcer; in periph_clk_enable()
69 addr = &pmc->pcer1; in periph_clk_enable()
73 writel(clk->id & AT91_PMC_PCR_PID_MASK, &pmc->pcr); in periph_clk_enable()
74 setbits_le32(&pmc->pcr, in periph_clk_enable()
H A Dclk-system.c50 struct at91_pmc *pmc = plat->reg_base; in system_clk_enable() local
58 writel(mask, &pmc->scer); in system_clk_enable()
68 while (!(readl(&pmc->sr) & mask)) in system_clk_enable()
H A Dclk-main.c20 struct at91_pmc *pmc = plat->reg_base; in main_osc_clk_enable() local
22 if (readl(&pmc->sr) & AT91_PMC_MOSCSELS) in main_osc_clk_enable()
H A Dclk-plla.c20 struct at91_pmc *pmc = plat->reg_base; in plla_clk_enable() local
22 if (readl(&pmc->sr) & AT91_PMC_LOCKA) in plla_clk_enable()
H A Dclk-h32mx.c23 struct at91_pmc *pmc = plat->reg_base; in sama5d4_h32mx_clk_get_rate() local
26 if (readl(&pmc->mckr) & AT91_PMC_MCKR_H32MXDIV) in sama5d4_h32mx_clk_get_rate()
/rk3399_rockchip-uboot/arch/arm/mach-tegra/tegra114/
H A Dcpu.c21 struct pmc_ctlr *pmc = (struct pmc_ctlr *)NV_PA_PMC_BASE; in enable_cpu_power_rail() local
36 writel(reg, &pmc->pmc_cpupwrgood_timer); in enable_cpu_power_rail()
39 clrbits_le32(&pmc->pmc_cntrl, CPUPWRREQ_POL); in enable_cpu_power_rail()
40 setbits_le32(&pmc->pmc_cntrl, CPUPWRREQ_OE); in enable_cpu_power_rail()
189 struct pmc_ctlr *pmc = (struct pmc_ctlr *)NV_PA_PMC_BASE; in is_partition_powered() local
193 reg = readl(&pmc->pmc_pwrgate_status); in is_partition_powered()
199 struct pmc_ctlr *pmc = (struct pmc_ctlr *)NV_PA_PMC_BASE; in is_clamp_enabled() local
203 reg = readl(&pmc->pmc_clamp_status); in is_clamp_enabled()
209 struct pmc_ctlr *pmc = (struct pmc_ctlr *)NV_PA_PMC_BASE; in power_partition() local
216 writel(START_CP | partid, &pmc->pmc_pwrgate_toggle); in power_partition()
/rk3399_rockchip-uboot/arch/arm/mach-tegra/tegra20/
H A Dwarmboot_avp.c27 struct pmc_ctlr *pmc = (struct pmc_ctlr *)NV_PA_PMC_BASE; in wb_start() local
68 if (!(readl(&pmc->pmc_pwrgate_status) & PWRGATE_STATUS_CPU)) { in wb_start()
70 writel(reg, &pmc->pmc_pwrgate_toggle); in wb_start()
71 while (!(readl(&pmc->pmc_pwrgate_status) & PWRGATE_STATUS_CPU)) in wb_start()
76 reg = readl(&pmc->pmc_remove_clamping); in wb_start()
78 writel(reg, &pmc->pmc_remove_clamping); in wb_start()
100 reg = readl(&pmc->pmc_scratch41); in wb_start()
143 writel(reg, &pmc->pmc_scratch1); in wb_start()
147 scratch3.word = readl(&pmc->pmc_scratch3); in wb_start()
H A Dcpu.c15 struct pmc_ctlr *pmc = (struct pmc_ctlr *)NV_PA_PMC_BASE; in enable_cpu_power_rail() local
18 reg = readl(&pmc->pmc_cntrl); in enable_cpu_power_rail()
20 writel(reg, &pmc->pmc_cntrl); in enable_cpu_power_rail()
/rk3399_rockchip-uboot/arch/arm/mach-tegra/
H A Dcmd_enterrcm.c35 struct pmc_ctlr *pmc = (struct pmc_ctlr *)NV_PA_PMC_BASE; in do_enterrcm() local
40 pmc->pmc_scratch0 = 2; in do_enterrcm()
H A Dcpu.c303 struct pmc_ctlr *pmc = (struct pmc_ctlr *)NV_PA_PMC_BASE; in is_cpu_powered() local
305 return (readl(&pmc->pmc_pwrgate_status) & CPU_PWRED) ? 1 : 0; in is_cpu_powered()
310 struct pmc_ctlr *pmc = (struct pmc_ctlr *)NV_PA_PMC_BASE; in remove_cpu_io_clamps() local
315 reg = readl(&pmc->pmc_remove_clamping); in remove_cpu_io_clamps()
317 writel(reg, &pmc->pmc_remove_clamping); in remove_cpu_io_clamps()
325 struct pmc_ctlr *pmc = (struct pmc_ctlr *)NV_PA_PMC_BASE; in powerup_cpu() local
332 reg = readl(&pmc->pmc_pwrgate_toggle); in powerup_cpu()
335 writel(reg, &pmc->pmc_pwrgate_toggle); in powerup_cpu()
H A Dap.c154 struct pmc_ctlr *const pmc = (struct pmc_ctlr *)NV_PA_PMC_BASE; in init_pmc_scratch() local
160 writel(0, &pmc->pmc_scratch1+i); in init_pmc_scratch()
164 writel(odmdata, &pmc->pmc_scratch20); in init_pmc_scratch()
H A Dboard2.c65 struct pmc_ctlr *const pmc = (struct pmc_ctlr *)NV_PA_PMC_BASE; in power_det_init() local
68 writel(0, &pmc->pmc_pwr_det_latch); in power_det_init()
69 writel(0, &pmc->pmc_pwr_det); in power_det_init()
/rk3399_rockchip-uboot/arch/arm/mach-tegra/tegra30/
H A Dcpu.c51 struct pmc_ctlr *pmc = (struct pmc_ctlr *)NV_PA_PMC_BASE; in enable_cpu_power_rail() local
55 reg = readl(&pmc->pmc_cntrl); in enable_cpu_power_rail()
57 writel(reg, &pmc->pmc_cntrl); in enable_cpu_power_rail()
/rk3399_rockchip-uboot/arch/arm/dts/
H A Dsama5d3_tcb1.dtsi21 pmc: pmc@fffffc00 { label
/rk3399_rockchip-uboot/board/atmel/sama5d2_xplained/
H A Dsama5d2_xplained.c257 struct at91_pmc *pmc = (struct at91_pmc *)ATMEL_BASE_PMC; in mem_init() local
265 writel(AT91_PMC_DDR, &pmc->scer); in mem_init()
285 struct at91_pmc *pmc = (struct at91_pmc *)ATMEL_BASE_PMC; in at91_pmc_init() local
294 writel(0x0 << 8, &pmc->pllicpr); in at91_pmc_init()
/rk3399_rockchip-uboot/arch/arm/mach-at91/include/mach/
H A Dclk.h64 struct at91_pmc *pmc = (struct at91_pmc *)ATMEL_BASE_PMC; in get_h32mxdiv() local
66 return readl(&pmc->mckr) & AT91_PMC_MCKR_H32MXDIV; in get_h32mxdiv()

1234