Home
last modified time | relevance | path

Searched refs:lcdc (Results 1 – 25 of 29) sorted by relevance

12

/rk3399_rockchip-uboot/drivers/video/sunxi/
H A Dlcdc.c30 void lcdc_init(struct sunxi_lcdc_reg * const lcdc) in lcdc_init() argument
33 writel(0, &lcdc->ctrl); /* Disable tcon */ in lcdc_init()
34 writel(0, &lcdc->int0); /* Disable all interrupts */ in lcdc_init()
37 clrbits_le32(&lcdc->tcon0_dclk, SUNXI_LCDC_TCON0_DCLK_ENABLE); in lcdc_init()
40 writel(0xffffffff, &lcdc->tcon0_io_tristate); in lcdc_init()
41 writel(0xffffffff, &lcdc->tcon1_io_tristate); in lcdc_init()
44 void lcdc_enable(struct sunxi_lcdc_reg * const lcdc, int depth) in lcdc_enable() argument
46 setbits_le32(&lcdc->ctrl, SUNXI_LCDC_CTRL_TCON_ENABLE); in lcdc_enable()
48 setbits_le32(&lcdc->tcon0_lvds_intf, SUNXI_LCDC_TCON0_LVDS_INTF_ENABLE); in lcdc_enable()
49 setbits_le32(&lcdc->lvds_ana0, SUNXI_LCDC_LVDS_ANA0); in lcdc_enable()
[all …]
H A DMakefile8 obj-$(CONFIG_VIDEO_SUNXI) += sunxi_display.o lcdc.o tve_common.o ../videomodes.o
9 obj-$(CONFIG_VIDEO_DE2) += sunxi_de2.o sunxi_dw_hdmi.o lcdc.o ../dw_hdmi.o
H A Dsunxi_dw_hdmi.c249 struct sunxi_lcdc_reg *lcdc; in sunxi_dw_hdmi_lcdc_init() local
252 lcdc = (struct sunxi_lcdc_reg *)SUNXI_LCD0_BASE; in sunxi_dw_hdmi_lcdc_init()
262 lcdc = (struct sunxi_lcdc_reg *)SUNXI_LCD1_BASE; in sunxi_dw_hdmi_lcdc_init()
273 lcdc_init(lcdc); in sunxi_dw_hdmi_lcdc_init()
274 lcdc_tcon1_mode_set(lcdc, edid, false, false); in sunxi_dw_hdmi_lcdc_init()
275 lcdc_enable(lcdc, bpp); in sunxi_dw_hdmi_lcdc_init()
H A Dsunxi_display.c635 struct sunxi_lcdc_reg * const lcdc = in sunxi_lcdc_init() local
655 lcdc_init(lcdc); in sunxi_lcdc_init()
755 struct sunxi_lcdc_reg * const lcdc = local
779 lcdc_tcon0_mode_set(lcdc, &timing, clk_div, for_ext_vga_dac,
788 struct sunxi_lcdc_reg * const lcdc = local
793 lcdc_tcon1_mode_set(lcdc, &timing, use_portd_hvsync,
1030 struct sunxi_lcdc_reg * const lcdc = local
1045 lcdc_enable(lcdc, sunxi_display.depth);
1075 lcdc_enable(lcdc, sunxi_display.depth);
1087 lcdc_enable(lcdc, sunxi_display.depth);
[all …]
/rk3399_rockchip-uboot/arch/arm/include/asm/arch-sunxi/
H A Dlcdc.h118 void lcdc_init(struct sunxi_lcdc_reg * const lcdc);
119 void lcdc_enable(struct sunxi_lcdc_reg * const lcdc, int depth);
120 void lcdc_tcon0_mode_set(struct sunxi_lcdc_reg * const lcdc,
124 void lcdc_tcon1_mode_set(struct sunxi_lcdc_reg * const lcdc,
/rk3399_rockchip-uboot/arch/arm/dts/
H A Drk3326.dtsi17 lcdc {
18 lcdc_m1_rgb_pins: lcdc-m1-rgb-pins {
40 lcdc_m1_sleep_pins: lcdc-m1-sleep-pins {
H A Dam335x-boneblack.dts73 &lcdc {
H A Drk1808.dtsi1513 lcdc {
1514 lcdc_rgb_dclk_pin: lcdc-rgb-dclk-pin {
1520 lcdc_rgb_den_pin: lcdc-rgb-den-pin {
1526 lcdc_rgb_m0_hsync_pin: lcdc-rgb-m0-hsync-pin {
1532 lcdc_rgb_m0_vsync_pin: lcdc-rgb-m0-vsync-pin {
1538 lcdc_rgb_m1_hsync_pin: lcdc-rgb-m1-hsync-pin {
1544 lcdc_rgb_m1_vsync_pin: lcdc-rgb-m1-vsync-pin {
1550 lcdc_rgb666_data_pins: lcdc-rgb666-data-pins {
1590 lcdc_rgb565_data_pins: lcdc-rgb565-data-pins {
H A Drk3128.dtsi131 lcdc {
814 lcdc {
815 lcdc_rgb_pins: lcdc-rgb-pins {
837 lcdc_sleep_pins: lcdc-sleep-pins {
H A Dam33xx.dtsi783 lcdc: lcdc@4830e000 { label
787 ti,hwmods = "lcdc";
H A Drk3288-miqi.dtsi44 lcdc-supply = <&vcc_io>;
H A Dam335x-pxm2.dtsi237 &lcdc {
H A Drk3308.dtsi1191 lcdc {
1192 lcdc_ctl: lcdc-ctl {
H A Drv1126-pinctrl.dtsi572 lcdc {
573 lcdc_ctl: lcdc-ctl {
H A Drk3288-popmetal.dtsi84 lcdc-supply = <&vcc_io>;
H A Drk3288-phycore-som.dtsi86 lcdc-supply = <&vdd_3v3_io>;
H A Dam335x-rut.dts280 &lcdc {
H A Dpx30.dtsi2027 lcdc {
2028 lcdc_m0_rgb_pins: lcdc-m0-rgb-pins {
2060 lcdc_m0_sleep_pins: lcdc-m0-sleep-pins {
H A Dat91sam9261.dtsi86 compatible = "atmel,at91sam9261-lcdc";
H A Drv1108.dtsi529 lcdc_mipi_data: lcdc-mipi_data {
H A Drk3568-pinctrl.dtsi1005 lcdc {
1006 lcdc_ctl: lcdc-ctl {
H A Dam335x-evmsk.dts718 &lcdc {
H A Dam335x-evm.dts480 &lcdc {
H A Drk3288-veyron.dtsi217 lcdc-supply = <&vcc33_lcd>;
H A Dat91sam9rl.dtsi87 compatible = "atmel,at91sam9rl-lcdc";

12