Home
last modified time | relevance | path

Searched refs:SZ_4K (Results 1 – 18 of 18) sorted by relevance

/rk3399_rockchip-uboot/drivers/mtd/nand/raw/
H A Dnand_ids.c28 LEGACY_ID_NAND("NAND 1MiB 5V 8-bit", 0x6e, 1, SZ_4K, SP_OPTIONS),
29 LEGACY_ID_NAND("NAND 2MiB 5V 8-bit", 0x64, 2, SZ_4K, SP_OPTIONS),
30 LEGACY_ID_NAND("NAND 1MiB 3,3V 8-bit", 0xe8, 1, SZ_4K, SP_OPTIONS),
31 LEGACY_ID_NAND("NAND 1MiB 3,3V 8-bit", 0xec, 1, SZ_4K, SP_OPTIONS),
32 LEGACY_ID_NAND("NAND 2MiB 3,3V 8-bit", 0xea, 2, SZ_4K, SP_OPTIONS),
48 SZ_4K, SZ_512, SZ_256K, 0, 8, 224, NAND_ECC_INFO(4, SZ_512) },
51 SZ_4K, SZ_512, SZ_256K, 0, 8, 256, NAND_ECC_INFO(8, SZ_512) },
54 SZ_4K, SZ_512, SZ_256K, 0, 6, 256, NAND_ECC_INFO(16, SZ_1K) },
57 SZ_4K, SZ_1K, SZ_256K, 0, 8, 232, NAND_ECC_INFO(4, SZ_512) },
60 SZ_8K, SZ_4K, SZ_1M, 0, 8, 640, NAND_ECC_INFO(40, SZ_1K) },
[all …]
/rk3399_rockchip-uboot/include/configs/
H A Dat91rm9200ek.h182 SZ_4K)
184 #define CONFIG_SYS_INIT_SP_ADDR (CONFIG_SYS_SDRAM_BASE + SZ_4K \
H A Ddevkit3250.h37 #define CONFIG_SYS_INIT_SP_ADDR (CONFIG_SYS_SDRAM_BASE + SZ_4K \
H A Dsmartweb.h196 #define CONFIG_SPL_MAX_SIZE (SZ_4K)
/rk3399_rockchip-uboot/drivers/firmware/scmi/
H A Dsmt.c50 mmu_set_region_dcache_behaviour(round_down((ulong)smt->buf, SZ_4K), in scmi_dt_get_smt_buffer()
51 round_up((ulong)smt->size, SZ_4K), in scmi_dt_get_smt_buffer()
/rk3399_rockchip-uboot/include/linux/
H A Dsizes.h24 #define SZ_4K 0x00001000 macro
/rk3399_rockchip-uboot/arch/arm/mach-uniphier/dram/
H A Dcmd_ddrmphy.c76 phy_base = ioremap(param->phy[phy].base, SZ_4K); in dump_loop()
100 phy_base = ioremap(param->phy[phy].base, SZ_4K); in zq_dump()
247 phy_base = ioremap(param->phy[phy].base, SZ_4K); in reg_dump()
H A Dcmd_ddrphy.c91 phy_base = ioremap(param->phy[phy].base, SZ_4K); in dump_loop()
223 phy_base = ioremap(param->phy[phy].base, SZ_4K); in reg_dump()
/rk3399_rockchip-uboot/common/spl/
H A Dspl_decomp.c225 gd->arch.tlb_addr = (ulong)memalign(SZ_16K, ALIGN(PGTABLE_SIZE, SZ_4K)); in board_init_r()
H A Dspl.c268 gd->arch.tlb_addr = (ulong)memalign(SZ_16K, ALIGN(PGTABLE_SIZE, SZ_4K)); in spl_dcache_enable()
/rk3399_rockchip-uboot/drivers/clk/uniphier/
H A Dclk-uniphier-core.c139 priv->base = devm_ioremap(dev, addr, SZ_4K); in uniphier_clk_probe()
/rk3399_rockchip-uboot/drivers/reset/
H A Dreset-uniphier.c243 priv->base = devm_ioremap(dev, addr, SZ_4K); in uniphier_reset_probe()
/rk3399_rockchip-uboot/drivers/pinctrl/uniphier/
H A Dpinctrl-uniphier-core.c306 priv->base = devm_ioremap(dev, addr, SZ_4K); in uniphier_pinctrl_probe()
/rk3399_rockchip-uboot/arch/arm/include/asm/arch-mx7ulp/
H A Dimx-regs.h32 #define AIPS1_SLOT_SIZE (SZ_4K)
34 #define AIPS0_SLOT_SIZE (SZ_4K)
/rk3399_rockchip-uboot/drivers/cpu/
H A Drockchip_amp.c45 #define FIT_HEADER_SIZE SZ_4K
/rk3399_rockchip-uboot/arch/arm/mach-rockchip/
H A Dfit.c21 #define FIT_FDT_MAX_SIZE SZ_4K
/rk3399_rockchip-uboot/drivers/mtd/
H A Dmtdpart.c110 if (partition->size < SZ_4K) { in mtd_parse_partition()
/rk3399_rockchip-uboot/drivers/mtd/spi/
H A Dspi-nor-core.c2040 if (erasesize == SZ_4K) { in spi_nor_parse_bfpt()