| /rk3399_rockchip-uboot/drivers/net/phy/ |
| H A D | phy.c | 82 bmsr = phy_read(phydev, MDIO_DEVAD_NONE, MII_BMSR); in genphy_config_advert() 229 mii_reg = phy_read(phydev, MDIO_DEVAD_NONE, MII_BMSR); in genphy_update_link() 264 mii_reg = phy_read(phydev, MDIO_DEVAD_NONE, MII_BMSR); in genphy_update_link() 270 mii_reg = phy_read(phydev, MDIO_DEVAD_NONE, MII_BMSR); in genphy_update_link() 292 int mii_reg = phy_read(phydev, MDIO_DEVAD_NONE, MII_BMSR); in genphy_parse_link() 391 val = phy_read(phydev, MDIO_DEVAD_NONE, MII_BMSR); in genphy_config()
|
| H A D | smsc.c | 20 mii_reg = phy_read(phydev, MDIO_DEVAD_NONE, MII_BMSR); in smsc_parse_status()
|
| H A D | natsemi.c | 121 mii_reg = phy_read(phydev, MDIO_DEVAD_NONE, MII_BMSR); in dp83848_parse_status()
|
| H A D | rockchip-fephy.c | 100 phy_read(phydev, MDIO_DEVAD_NONE, MII_BMSR); in rockchip_fephy_startup()
|
| H A D | rk630phy.c | 132 phy_read(phydev, MDIO_DEVAD_NONE, MII_BMSR); in rk630_phy_startup()
|
| /rk3399_rockchip-uboot/drivers/net/ |
| H A D | ftgmac100.c | 152 ftgmac100_phy_read(dev, priv->phy_addr, MII_BMSR, &status); in ftgmac100_phy_reset() 201 ftgmac100_phy_read(dev, priv->phy_addr, MII_BMSR, &status); in ftgmac100_phy_init() 209 MII_BMSR, &status); in ftgmac100_phy_init() 266 ftgmac100_phy_read(dev, priv->phy_addr, MII_BMSR, &stat_fe); in ftgmac100_update_link_speed()
|
| H A D | dnet.c | 228 status = dnet_mdio_read(dnet, MII_BMSR); in dnet_phy_reset() 269 status = dnet_mdio_read(dnet, MII_BMSR); in dnet_phy_init() 275 status = dnet_mdio_read(dnet, MII_BMSR); in dnet_phy_init()
|
| H A D | at91_emac.c | 202 MII_BMSR, &status); in at91emac_phy_reset() 237 MII_BMSR, &status); in at91emac_phy_init() 246 MII_BMSR, &status); in at91emac_phy_init() 276 at91emac_read(emac, CONFIG_DRIVER_AT91EMAC_PHYADDR, MII_BMSR, &stat1); in at91emac_UpdateLinkSpeed()
|
| H A D | xilinx_ll_temac_mdio.c | 129 #define PHY_DETECT_REG MII_BMSR
|
| H A D | ax88180.c | 340 bmsr_val = ax88180_mdio_read (dev, MII_BMSR); in ax88180_media_config() 347 bmsr_val = ax88180_mdio_read (dev, MII_BMSR); in ax88180_media_config() 362 bmsr_val = ax88180_mdio_read (dev, MII_BMSR); in ax88180_media_config()
|
| H A D | mcfmii.c | 254 miiphy_read(dev->name, info->phy_addr, MII_BMSR, &status); in __mii_init()
|
| H A D | macb.c | 440 status = macb_mdio_read(macb, MII_BMSR); in macb_phy_reset() 517 status = macb_mdio_read(macb, MII_BMSR); in macb_phy_init() 523 status = macb_mdio_read(macb, MII_BMSR); in macb_phy_init()
|
| H A D | smc911x.c | 100 if (smc911x_eth_phy_read(dev, 1, MII_BMSR, &status) != 0) in smc911x_phy_configure()
|
| H A D | davinci_emac.c | 359 if (!davinci_eth_phy_read(phy_addr, MII_BMSR, &tmp)) in gen_auto_negotiate() 368 if (!davinci_eth_phy_read(phy_addr, MII_BMSR, &tmp)) in gen_auto_negotiate()
|
| H A D | rtl8139.c | 123 MII_BMCR=0x62, MII_BMSR=0x64, NWayAdvert=0x66, NWayLPAR=0x68, enumerator
|
| H A D | ftmac110.c | 149 bmsr = mdio_read(dev, chip->phy_addr, MII_BMSR); in ftmac110_phyqry()
|
| H A D | pic32_eth.c | 202 stat = phy_read(priv->phydev, priv->phy_addr, MII_BMSR); in pic32_mac_init()
|
| /rk3399_rockchip-uboot/arch/arm/mach-davinci/ |
| H A D | lxt972.c | 102 if (!davinci_eth_phy_read(phy_addr, MII_BMSR, &tmp)) in lxt972_auto_negotiate()
|
| /rk3399_rockchip-uboot/drivers/qe/ |
| H A D | uec_phy.c | 373 uec_phy_read(mii_info, MII_BMSR); in genmii_update_link() 379 status = uec_phy_read(mii_info, MII_BMSR); in genmii_update_link() 395 status = uec_phy_read(mii_info, MII_BMSR); in genmii_update_link() 464 val = uec_phy_read(mii_info, MII_BMSR); in bcm_init()
|
| /rk3399_rockchip-uboot/include/linux/ |
| H A D | mii.h | 14 #define MII_BMSR 0x01 /* Basic mode status register */ macro
|
| H A D | mdio.h | 30 #define MDIO_STAT1 MII_BMSR
|
| /rk3399_rockchip-uboot/common/ |
| H A D | miiphyutil.c | 542 (void)miiphy_read(devname, addr, MII_BMSR, ®); in miiphy_link() 543 if (miiphy_read(devname, addr, MII_BMSR, ®)) { in miiphy_link()
|
| /rk3399_rockchip-uboot/drivers/usb/eth/ |
| H A D | lan75xx.c | 51 dev->phy_id, MII_BMSR, BMSR_LSTATUS, in lan75xx_phy_gig_workaround()
|
| H A D | r8152.h | 485 #define MII_BMSR 0x01 /* Basic mode status register */ macro
|
| /rk3399_rockchip-uboot/cmd/ |
| H A D | mii.c | 23 { MII_BMSR, "PHY status register" },
|