Home
last modified time | relevance | path

Searched refs:GPIO0_BASE (Results 1 – 4 of 4) sorted by relevance

/rk3399_rockchip-uboot/arch/arm/mach-rockchip/rv1103b/
H A Drv1103b.c28 #define GPIO0_BASE 0x20520000 macro
95 writel(0x00100010, GPIO0_BASE + GPIO_SWPORT_DR_L); in board_set_iomux()
96 writel(0x00100010, GPIO0_BASE + GPIO_SWPORT_DDR_L); in board_set_iomux()
98 writel(0x00100000, GPIO0_BASE + GPIO_SWPORT_DR_L); in board_set_iomux()
/rk3399_rockchip-uboot/arch/arm/include/asm/arch-am33xx/
H A Dhardware.h41 #define GPIO0_BASE 0x48032000 macro
/rk3399_rockchip-uboot/arch/arm/mach-rockchip/px30/
H A Dpx30.c175 #define GPIO0_BASE 0xff040000 macro
184 val = readl(GPIO0_BASE + GPIO_SWPORTA_DDR); in grf_vccio6_vsel_init()
186 writel(val, GPIO0_BASE + GPIO_SWPORTA_DDR); in grf_vccio6_vsel_init()
188 if (readl(GPIO0_BASE + GPIO_EXT_PORTA) & BIT(GPIO0_B6)) in grf_vccio6_vsel_init()
/rk3399_rockchip-uboot/arch/arm/mach-rockchip/rv1126b/
H A Drv1126b.c69 #define GPIO0_BASE 0x20600000 macro
194 writel(0x01000100, GPIO0_BASE + GPIO_SWPORT_DR_L); in board_set_iomux()
195 writel(0x01000100, GPIO0_BASE + GPIO_SWPORT_DDR_L); in board_set_iomux()
197 writel(0x01000000, GPIO0_BASE + GPIO_SWPORT_DR_L); in board_set_iomux()