Home
last modified time | relevance | path

Searched refs:reg_addr (Results 1 – 20 of 20) sorted by relevance

/rk3399_ARM-atf/plat/mediatek/mt8196/drivers/gpio/
H A Dmtgpio.c32 uintptr_t reg_addr = 0U; in mt_gpio_find_reg_addr() local
41 reg_addr = GPIO_BASE; in mt_gpio_find_reg_addr()
44 reg_addr = IOCFG_RT_BASE; in mt_gpio_find_reg_addr()
47 reg_addr = IOCFG_RM1_BASE; in mt_gpio_find_reg_addr()
50 reg_addr = IOCFG_RM2_BASE; in mt_gpio_find_reg_addr()
53 reg_addr = IOCFG_RB_BASE; in mt_gpio_find_reg_addr()
56 reg_addr = IOCFG_BM1_BASE; in mt_gpio_find_reg_addr()
59 reg_addr = IOCFG_BM2_BASE; in mt_gpio_find_reg_addr()
62 reg_addr = IOCFG_BM3_BASE; in mt_gpio_find_reg_addr()
65 reg_addr = IOCFG_LT_BASE; in mt_gpio_find_reg_addr()
[all …]
/rk3399_ARM-atf/plat/mediatek/mt8192/drivers/gpio/
H A Dmtgpio.c13 uintptr_t reg_addr = 0U; in mt_gpio_find_reg_addr() local
22 reg_addr = IOCFG_RM_BASE; in mt_gpio_find_reg_addr()
25 reg_addr = IOCFG_BM_BASE; in mt_gpio_find_reg_addr()
28 reg_addr = IOCFG_BL_BASE; in mt_gpio_find_reg_addr()
31 reg_addr = IOCFG_BR_BASE; in mt_gpio_find_reg_addr()
34 reg_addr = IOCFG_LM_BASE; in mt_gpio_find_reg_addr()
37 reg_addr = IOCFG_LB_BASE; in mt_gpio_find_reg_addr()
40 reg_addr = IOCFG_RT_BASE; in mt_gpio_find_reg_addr()
43 reg_addr = IOCFG_LT_BASE; in mt_gpio_find_reg_addr()
46 reg_addr = IOCFG_TL_BASE; in mt_gpio_find_reg_addr()
[all …]
/rk3399_ARM-atf/plat/mediatek/mt8189/drivers/gpio/
H A Dmtgpio.c26 uintptr_t reg_addr = 0U; in mt_gpio_find_reg_addr() local
35 reg_addr = IOCFG_LM_BASE; in mt_gpio_find_reg_addr()
38 reg_addr = IOCFG_RB0_BASE; in mt_gpio_find_reg_addr()
41 reg_addr = IOCFG_RB1_BASE; in mt_gpio_find_reg_addr()
44 reg_addr = IOCFG_BM0_BASE; in mt_gpio_find_reg_addr()
47 reg_addr = IOCFG_BM1_BASE; in mt_gpio_find_reg_addr()
50 reg_addr = IOCFG_BM2_BASE; in mt_gpio_find_reg_addr()
53 reg_addr = IOCFG_LT0_BASE; in mt_gpio_find_reg_addr()
56 reg_addr = IOCFG_LT1_BASE; in mt_gpio_find_reg_addr()
59 reg_addr = IOCFG_RT_BASE; in mt_gpio_find_reg_addr()
[all …]
/rk3399_ARM-atf/plat/mediatek/mt8195/drivers/gpio/
H A Dmtgpio.c13 uintptr_t reg_addr = 0U; in mt_gpio_find_reg_addr() local
22 reg_addr = IOCFG_BM_BASE; in mt_gpio_find_reg_addr()
25 reg_addr = IOCFG_BL_BASE; in mt_gpio_find_reg_addr()
28 reg_addr = IOCFG_BR_BASE; in mt_gpio_find_reg_addr()
31 reg_addr = IOCFG_LM_BASE; in mt_gpio_find_reg_addr()
34 reg_addr = IOCFG_RB_BASE; in mt_gpio_find_reg_addr()
37 reg_addr = IOCFG_TL_BASE; in mt_gpio_find_reg_addr()
43 return reg_addr; in mt_gpio_find_reg_addr()
/rk3399_ARM-atf/plat/mediatek/mt8186/drivers/gpio/
H A Dmtgpio.c13 uintptr_t reg_addr = 0U; in mt_gpio_find_reg_addr() local
22 reg_addr = IOCFG_LT_BASE; in mt_gpio_find_reg_addr()
25 reg_addr = IOCFG_LM_BASE; in mt_gpio_find_reg_addr()
28 reg_addr = IOCFG_LB_BASE; in mt_gpio_find_reg_addr()
31 reg_addr = IOCFG_BL_BASE; in mt_gpio_find_reg_addr()
34 reg_addr = IOCFG_RB_BASE; in mt_gpio_find_reg_addr()
37 reg_addr = IOCFG_RT_BASE; in mt_gpio_find_reg_addr()
43 return reg_addr; in mt_gpio_find_reg_addr()
/rk3399_ARM-atf/plat/mediatek/drivers/gpio/mt8188/
H A Dmtgpio.c13 uintptr_t reg_addr = 0U; in mt_gpio_find_reg_addr() local
22 reg_addr = IOCFG_RM_BASE; in mt_gpio_find_reg_addr()
25 reg_addr = IOCFG_LT_BASE; in mt_gpio_find_reg_addr()
28 reg_addr = IOCFG_LM_BASE; in mt_gpio_find_reg_addr()
31 reg_addr = IOCFG_RT_BASE; in mt_gpio_find_reg_addr()
37 return reg_addr; in mt_gpio_find_reg_addr()
/rk3399_ARM-atf/plat/mediatek/drivers/apusys/apusys_rv/2.0/
H A Dapusys_rv.c302 uint32_t reg_addr[MAX_SMC_OP_NUM]; in apusys_kernel_apusys_logtop_reg_dump() local
314 reg_addr[i] = 0x0; in apusys_kernel_apusys_logtop_reg_dump()
317 reg_addr[i] = APU_LOG_BUF_T_SIZE; in apusys_kernel_apusys_logtop_reg_dump()
320 reg_addr[i] = APU_LOG_BUF_W_PTR; in apusys_kernel_apusys_logtop_reg_dump()
323 reg_addr[i] = APU_LOG_BUF_R_PTR; in apusys_kernel_apusys_logtop_reg_dump()
326 reg_addr[i] = APU_LOGTOP_CON; in apusys_kernel_apusys_logtop_reg_dump()
339 if (reg_addr[i] == 0) in apusys_kernel_apusys_logtop_reg_dump()
344 smccc_ret->a1 = mmio_read_32(reg_addr[i]); in apusys_kernel_apusys_logtop_reg_dump()
347 smccc_ret->a2 = mmio_read_32(reg_addr[i]); in apusys_kernel_apusys_logtop_reg_dump()
350 smccc_ret->a3 = mmio_read_32(reg_addr[i]); in apusys_kernel_apusys_logtop_reg_dump()
[all …]
/rk3399_ARM-atf/plat/imx/imx8ulp/upower/
H A Dupower_hal.c149 int upower_pmic_i2c_write(uint32_t reg_addr, uint32_t reg_val) in upower_pmic_i2c_write() argument
154 ret = upwr_xcp_i2c_access(0x32, 1, 1, reg_addr, reg_val, NULL); in upower_pmic_i2c_write()
168 VERBOSE("PMIC write reg[0x%x], val[0x%x]\n", reg_addr, reg_val); in upower_pmic_i2c_write()
173 int upower_pmic_i2c_read(uint32_t reg_addr, uint32_t *reg_val) in upower_pmic_i2c_read() argument
182 ret = upwr_xcp_i2c_access(0x32, -1, 1, reg_addr, 0, NULL); in upower_pmic_i2c_read()
198 VERBOSE("PMIC read reg[0x%x], val[0x%x]\n", reg_addr, *reg_val); in upower_pmic_i2c_read()
/rk3399_ARM-atf/plat/mediatek/drivers/pmic/
H A Dpmic_psc.c29 pmic_psc->read_field(reg->reg_addr, &val, reg->reg_mask, reg->reg_shift); in read_pmic_psc_reg()
41 pmic_psc->write_field(reg->reg_addr, 1, reg->reg_mask, reg->reg_shift); in set_pmic_psc_reg()
53 pmic_psc->write_field(reg->reg_addr, 0, reg->reg_mask, reg->reg_shift); in clr_pmic_psc_reg()
84 if (!pmic_psc->regs[RG_CRST].reg_addr) in platform_cold_reset()
/rk3399_ARM-atf/include/drivers/allwinner/
H A Dsunxi_rsb.h17 int rsb_read(uint8_t rt_addr, uint8_t reg_addr);
18 int rsb_write(uint8_t rt_addr, uint8_t reg_addr, uint8_t value);
/rk3399_ARM-atf/drivers/allwinner/
H A Dsunxi_rsb.c76 int rsb_read(uint8_t rt_addr, uint8_t reg_addr) in rsb_read() argument
82 mmio_write_32(SUNXI_R_RSB_BASE + RSB_DADDR0, reg_addr); in rsb_read()
92 int rsb_write(uint8_t rt_addr, uint8_t reg_addr, uint8_t value) in rsb_write() argument
96 mmio_write_32(SUNXI_R_RSB_BASE + RSB_DADDR0, reg_addr); in rsb_write()
/rk3399_ARM-atf/plat/mediatek/include/drivers/pmic/
H A Dpmic_psc.h20 uint16_t reg_addr; member
34 .reg_addr = addr, \
/rk3399_ARM-atf/plat/mediatek/drivers/iommu/
H A Dmtk_iommu_smc.c97 uint32_t dev_id, reg_addr, reg_mask; in mtk_infra_master_config_sec() local
111 reg_addr = g_ifr_mst_cfg_base[(ifr_cfg->cfg_addr_idx)] + in mtk_infra_master_config_sec()
116 mmio_setbits_32(reg_addr, reg_mask); in mtk_infra_master_config_sec()
118 mmio_clrbits_32(reg_addr, reg_mask); in mtk_infra_master_config_sec()
/rk3399_ARM-atf/drivers/brcm/i2c/
H A Di2c.c85 static uint32_t iproc_i2c_reg_read(uint32_t bus_id, unsigned long reg_addr) in iproc_i2c_reg_read() argument
92 val = mmio_read_32(smbus + reg_addr); in iproc_i2c_reg_read()
94 (void *)(smbus + reg_addr), val); in iproc_i2c_reg_read()
100 unsigned long reg_addr, in iproc_i2c_reg_write() argument
107 mmio_write_32((smbus + reg_addr), val); in iproc_i2c_reg_write()
109 (void *)(smbus + reg_addr), val); in iproc_i2c_reg_write()
114 unsigned long reg_addr, in iproc_i2c_reg_clearset() argument
122 mmio_clrsetbits_32((smbus + reg_addr), clear, set); in iproc_i2c_reg_clearset()
124 (void *)(smbus + reg_addr), clear, set); in iproc_i2c_reg_clearset()
/rk3399_ARM-atf/drivers/arm/ethosn/
H A Dethosn_smc.c178 const uintptr_t reg_addr = SEC_NSAID_REG_BASE + in ethosn_configure_stream_nsaid() local
180 mmio_write_32(ETHOSN_CORE_SEC_REG(core->addr, reg_addr), in ethosn_configure_stream_nsaid()
244 const uintptr_t reg_addr = SEC_MMUSID_REG_BASE + in ethosn_configure_smmu_streams() local
246 mmio_write_32(ETHOSN_CORE_SEC_REG(core->addr, reg_addr), in ethosn_configure_smmu_streams()
270 const uintptr_t reg_addr = SEC_ADDR_EXT_REG_BASE + in ethosn_configure_stream_addr_extends() local
272 mmio_write_32(ETHOSN_CORE_SEC_REG(core_addr, reg_addr), in ethosn_configure_stream_addr_extends()
282 const uintptr_t reg_addr = SEC_ATTR_CTLR_REG_BASE + in ethosn_configure_stream_attr_ctlr() local
284 mmio_write_32(ETHOSN_CORE_SEC_REG(core_addr, reg_addr), in ethosn_configure_stream_attr_ctlr()
/rk3399_ARM-atf/plat/intel/soc/common/include/
H A Dsocfpga_sip_svc.h232 uint32_t intel_secure_reg_read(uint64_t reg_addr, uint32_t *retval);
233 uint32_t intel_secure_reg_write(uint64_t reg_addr, uint32_t val,
235 uint32_t intel_secure_reg_update(uint64_t reg_addr, uint32_t mask,
/rk3399_ARM-atf/drivers/renesas/common/iic_dvfs/
H A Diic_dvfs.c266 IIC_DVFS_FUNC(write_addr, enum dvfs_state_t *state, uint32_t *err, uint8_t reg_addr) in IIC_DVFS_FUNC() argument
281 mmio_write_8(IIC_DVFS_REG_ICDR, reg_addr); in IIC_DVFS_FUNC()
361 uint8_t reg_addr) in IIC_DVFS_FUNC() argument
376 mmio_write_8(IIC_DVFS_REG_ICDR, reg_addr); in IIC_DVFS_FUNC()
513 RCAR_DVFS_API(send, uint8_t slave, uint8_t reg_addr, uint8_t reg_data) in RCAR_DVFS_API() argument
530 result = dvfs_write_addr(&state, &err, reg_addr); in RCAR_DVFS_API()
/rk3399_ARM-atf/plat/intel/soc/common/
H A Dsocfpga_sip_svc.c367 static int is_out_of_sec_range(uint64_t reg_addr) argument
375 switch (reg_addr) {
389 switch (reg_addr) {
440 switch (reg_addr) {
494 uint32_t intel_secure_reg_read(uint64_t reg_addr, uint32_t *retval) argument
496 if (is_out_of_sec_range(reg_addr)) {
500 *retval = mmio_read_32(reg_addr);
505 uint32_t intel_secure_reg_write(uint64_t reg_addr, uint32_t val, argument
508 if (is_out_of_sec_range(reg_addr)) {
512 switch (reg_addr) {
[all …]
/rk3399_ARM-atf/plat/imx/imx8ulp/
H A Dimx8ulp_psci.c28 extern int upower_pmic_i2c_read(uint32_t reg_addr, uint32_t *reg_val);
H A Ddram.c622 extern int upower_pmic_i2c_write(uint32_t reg_addr, uint32_t reg_val);