| /rk3399_ARM-atf/plat/mediatek/mt8195/drivers/spm/ |
| H A D | mt_spm_cond.c | 19 #define MT_LP_TZ_INFRA_REG(ofs) (INFRACFG_AO_BASE + ofs) argument 20 #define MT_LP_TZ_SPM_REG(ofs) (SPM_BASE + ofs) argument 21 #define MT_LP_TZ_TOPCK_REG(ofs) (TOPCKGEN_BASE + ofs) argument 22 #define MT_LP_TZ_APMIXEDSYS(ofs) (APMIXEDSYS + ofs) argument 23 #define MT_LP_TZ_VPPSYS0_REG(ofs) (VPPSYS0_BASE + ofs) argument 24 #define MT_LP_TZ_VPPSYS1_REG(ofs) (VPPSYS1_BASE + ofs) argument 25 #define MT_LP_TZ_VDOSYS0_REG(ofs) (VDOSYS0_BASE + ofs) argument 26 #define MT_LP_TZ_VDOSYS1_REG(ofs) (VDOSYS1_BASE + ofs) argument 27 #define MT_LP_TZ_PERI_AO_REG(ofs) (PERICFG_AO_BASE + ofs) argument
|
| /rk3399_ARM-atf/plat/mediatek/drivers/spm/mt8188/ |
| H A D | mt_spm_cond.c | 17 #define MT_LP_TZ_INFRA_REG(ofs) (INFRACFG_AO_BASE + ofs) argument 19 #define MT_LP_TZ_SPM_REG(ofs) (SPM_BASE + ofs) argument 20 #define MT_LP_TZ_TOPCK_REG(ofs) (TOPCKGEB_BASE + ofs) argument 21 #define MT_LP_TZ_APMIXEDSYS(ofs) (APMIXEDSYS + ofs) argument 23 #define MT_LP_TZ_VPPSYS0_REG(ofs) (VPPSYS0_BASE + ofs) argument 24 #define MT_LP_TZ_VPPSYS1_REG(ofs) (VPPSYS1_BASE + ofs) argument 25 #define MT_LP_TZ_VDOSYS0_REG(ofs) (VDOSYS0_BASE + ofs) argument 26 #define MT_LP_TZ_VDOSYS1_REG(ofs) (VDOSYS1_BASE + ofs) argument 28 #define MT_LP_TZ_PERI_AO_REG(ofs) (PERICFG_AO_BASE + ofs) argument
|
| /rk3399_ARM-atf/plat/mediatek/mt8186/drivers/spm/ |
| H A D | mt_spm_cond.c | 17 #define MT_LP_TZ_INFRA_REG(ofs) (INFRACFG_AO_BASE + ofs) argument 18 #define MT_LP_TZ_MM_REG(ofs) (MMSYS_BASE + ofs) argument 19 #define MT_LP_TZ_MDP_REG(ofs) (MDPSYS_BASE + ofs) argument 20 #define MT_LP_TZ_SPM_REG(ofs) (SPM_BASE + ofs) argument 21 #define MT_LP_TZ_TOPCK_REG(ofs) (TOPCKGEN_BASE + ofs) argument 22 #define MT_LP_TZ_APMIXEDSYS(ofs) (APMIXEDSYS + ofs) argument
|
| /rk3399_ARM-atf/plat/mediatek/mt8192/drivers/spm/ |
| H A D | mt_spm_cond.c | 19 #define MT_LP_TZ_INFRA_REG(ofs) (INFRACFG_AO_BASE + ofs) argument 20 #define MT_LP_TZ_MM_REG(ofs) (MMSYS_BASE + ofs) argument 21 #define MT_LP_TZ_SPM_REG(ofs) (SPM_BASE + ofs) argument 22 #define MT_LP_TZ_TOPCK_REG(ofs) (TOPCKGEN_BASE + ofs) argument 23 #define MT_LP_TZ_APMIXEDSYS(ofs) (APMIXEDSYS + ofs) argument
|
| /rk3399_ARM-atf/plat/mediatek/mt8192/drivers/spmc/ |
| H A D | mtspmc_private.h | 32 #define SPM_REG(ofs) (uint32_t)(SPM_BASE + (ofs)) argument 33 #define MCUCFG_REG(ofs) (uint32_t)(MCUCFG_BASE + (ofs)) argument 34 #define INFRACFG_AO_REG(ofs) (uint32_t)(INFRACFG_AO_BASE + (ofs)) argument
|
| /rk3399_ARM-atf/plat/mediatek/mt8186/drivers/spmc/ |
| H A D | mtspmc_private.h | 30 #define SPM_REG(ofs) (uint32_t)(SPM_BASE + (ofs)) argument 31 #define MCUCFG_REG(ofs) (uint32_t)(MCUCFG_BASE + (ofs)) argument 32 #define INFRACFG_AO_REG(ofs) (uint32_t)(INFRACFG_AO_BASE + (ofs)) argument
|
| /rk3399_ARM-atf/plat/mediatek/mt8195/drivers/spmc/ |
| H A D | mtspmc_private.h | 32 #define SPM_REG(ofs) (uint32_t)(SPM_BASE + (ofs)) argument 33 #define MCUCFG_REG(ofs) (uint32_t)(MCUCFG_BASE + (ofs)) argument 34 #define INFRACFG_AO_REG(ofs) (uint32_t)(INFRACFG_AO_BASE + (ofs)) argument
|
| /rk3399_ARM-atf/plat/mediatek/mt8186/include/ |
| H A D | sspm_reg.h | 12 #define SSPM_CFGREG_ADDR(ofs) (SSPM_CFGREG_BASE + (ofs)) argument
|
| H A D | mcucfg.h | 16 #define MCUCFG_REG(ofs) (uint32_t)(MCUCFG_BASE + (ofs)) argument
|
| /rk3399_ARM-atf/plat/mediatek/drivers/spm/version/notifier/v4/ |
| H A D | mt_spm_sspm_intc.h | 18 #define SSPM_CFGREG_ADDR(ofs) (SSPM_CFGREG_BASE + (ofs)) argument
|
| /rk3399_ARM-atf/plat/mediatek/drivers/spm/mt8189/ |
| H A D | mt_plat_spm_setting.c | 19 #define MT_LP_TZ_APMIXEDSYS(ofs) (APMIXEDSYS + ofs) argument 20 #define MT_LP_TZ_MFG(ofs) (MFGSYS_BASE + 0xFA0000 + ofs) argument
|
| H A D | mt_spm_hwreq.c | 176 #define _APMIXEDSYS(ofs) (APMIXEDSYS + ofs) argument 309 #define PERI_CG(ofs) (PERICFG_AO_BASE + 0x10 + (0x4 * ofs)) argument
|
| /rk3399_ARM-atf/plat/mediatek/mt8192/include/ |
| H A D | mcucfg.h | 16 #define MCUCFG_REG(ofs) (uint32_t)(MCUCFG_BASE + (ofs)) argument
|
| /rk3399_ARM-atf/plat/mediatek/mt8195/include/ |
| H A D | mcucfg.h | 16 #define MCUCFG_REG(ofs) (uint32_t)(MCUCFG_BASE + (ofs)) argument
|
| /rk3399_ARM-atf/plat/mediatek/drivers/apusys/mt8196/ |
| H A D | apusys_power.c | 54 static void buck_off_by_pcu(uint32_t ofs, uint32_t shift, uint32_t slv_id) in buck_off_by_pcu() argument 61 (ofs << PMIC_OFF_ADDR_OFF) | BIT(shift)); in buck_off_by_pcu()
|
| /rk3399_ARM-atf/plat/mediatek/drivers/spm/mt8196/ |
| H A D | mt_spm_hwreq.c | 283 #define PERI_CG(ofs) (PERICFG_AO_BASE + 0x10 + (0x4 * (ofs))) argument
|