Home
last modified time | relevance | path

Searched refs:mmio_read_8 (Results 1 – 20 of 20) sorted by relevance

/rk3399_ARM-atf/drivers/renesas/common/avs/
H A Davs_driver.c193 while ((mmio_read_8(IIC_ICCR) & ICCR_ENABLE) != 0U) { in rcar_avs_init()
218 mmio_write_8(IIC_ICCR, mmio_read_8(IIC_ICCR) | ICCR_ENABLE); in rcar_avs_setting()
223 mmio_write_8(IIC_ICIC, mmio_read_8(IIC_ICIC) in rcar_avs_setting()
241 if ((mmio_read_8(IIC_ICSR) & ICSR_DTE) == ICSR_DTE) { in rcar_avs_setting()
243 mmio_write_8(IIC_ICIC, mmio_read_8(IIC_ICIC) in rcar_avs_setting()
263 if ((mmio_read_8(IIC_ICSR) & ICSR_WAIT) == ICSR_WAIT) { in rcar_avs_setting()
267 mmio_write_8(IIC_ICSR, mmio_read_8(IIC_ICSR) in rcar_avs_setting()
285 if ((mmio_read_8(IIC_ICSR) & ICSR_WAIT) == ICSR_WAIT) { in rcar_avs_setting()
299 mmio_write_8(IIC_ICSR, mmio_read_8(IIC_ICSR) in rcar_avs_setting()
316 if ((mmio_read_8(IIC_ICSR) & ICSR_WAIT) == ICSR_WAIT) { in rcar_avs_setting()
[all …]
/rk3399_ARM-atf/drivers/renesas/common/iic_dvfs/
H A Diic_dvfs.c106 reg = mmio_read_8(IIC_DVFS_REG_ICSR); in IIC_DVFS_FUNC()
115 reg = mmio_read_8(IIC_DVFS_REG_ICSR) & ~IIC_DVFS_BIT_ICSR_AL; in IIC_DVFS_FUNC()
123 reg = mmio_read_8(IIC_DVFS_REG_ICSR) & in IIC_DVFS_FUNC()
129 reg = mmio_read_8(IIC_DVFS_REG_ICSR) & ~IIC_DVFS_BIT_ICSR_WAIT; in IIC_DVFS_FUNC()
134 reg = mmio_read_8(IIC_DVFS_REG_ICSR) & in IIC_DVFS_FUNC()
162 reg = mmio_read_8(IIC_DVFS_REG_ICIC); in IIC_DVFS_FUNC()
166 reg = mmio_read_8(IIC_DVFS_REG_ICSR) & ~IIC_DVFS_BIT_ICSR_TACK; in IIC_DVFS_FUNC()
170 while ((mmio_read_8(IIC_DVFS_REG_ICSR) & IIC_DVFS_BIT_ICSR_BUSY) != 0U) { in IIC_DVFS_FUNC()
196 mode = mmio_read_8(IIC_DVFS_REG_ICCR) | IIC_DVFS_BIT_ICCR_ENABLE; in IIC_DVFS_FUNC()
227 mode = mmio_read_8(IIC_DVFS_REG_ICIC) in IIC_DVFS_FUNC()
[all …]
/rk3399_ARM-atf/drivers/arm/pl061/
H A Dpl061_gpio.c57 data = mmio_read_8(base_addr + PL061_GPIO_DIR); in pl061_get_direction()
73 data = mmio_read_8(base_addr + PL061_GPIO_DIR) | BIT(offset); in pl061_set_direction()
76 data = mmio_read_8(base_addr + PL061_GPIO_DIR) & ~BIT(offset); in pl061_set_direction()
98 if (mmio_read_8(base_addr + BIT(offset + 2))) in pl061_get_value()
/rk3399_ARM-atf/plat/hisilicon/hikey/
H A Dhikey_bl_common.c166 data = mmio_read_8(HI6553_LDO7_REG_ADJ); in hikey_hi6553_init()
173 data = mmio_read_8(HI6553_LDO10_REG_ADJ); in hikey_hi6553_init()
180 data = mmio_read_8(HI6553_LDO15_REG_ADJ); in hikey_hi6553_init()
186 data = mmio_read_8(HI6553_LDO19_REG_ADJ); in hikey_hi6553_init()
192 data = mmio_read_8(HI6553_LDO21_REG_ADJ); in hikey_hi6553_init()
198 data = mmio_read_8(HI6553_LDO22_REG_ADJ); in hikey_hi6553_init()
208 data = mmio_read_8(HI6553_IRQ2_MASK); in hikey_hi6553_init()
H A Dhisi_dvfs.c764 mmio_read_8(HI6553_VERSION_REG)); in init_acpu_dvfs()
/rk3399_ARM-atf/lib/coreboot/
H A Dcoreboot_table.c62 return mmio_read_8(addr) | in read_le32()
63 mmio_read_8(addr + 1) << 8 | in read_le32()
64 mmio_read_8(addr + 2) << 16 | in read_le32()
65 mmio_read_8(addr + 3) << 24; in read_le32()
/rk3399_ARM-atf/plat/brcm/board/stingray/include/
H A Dscp_utils.h30 #define SCP_READ_CFG8(cfg) mmio_read_8(CRMU_CFG_BASE + \
/rk3399_ARM-atf/include/drivers/nxp/i2c/
H A Di2c.h32 #define i2c_in(a) mmio_read_8((uintptr_t)(a))
/rk3399_ARM-atf/plat/socionext/uniphier/
H A Duniphier_emmc.c203 tmp = mmio_read_8(host_base + SDHCI_HOST_CONTROL); in uniphier_emmc_load_image()
208 tmp = mmio_read_8(host_base + SDHCI_BLOCK_GAP_CONTROL); in uniphier_emmc_load_image()
262 while (mmio_read_8(host_base + SDHCI_SOFTWARE_RESET)) in uniphier_emmc_hw_init()
/rk3399_ARM-atf/include/lib/
H A Dmmio.h17 static inline uint8_t mmio_read_8(uintptr_t addr) in mmio_read_8() function
/rk3399_ARM-atf/plat/nuvoton/npcm845x/
H A Dnpcm845x_serial_port.c113 val = mmio_read_8((uintptr_t)&uart->lcr); in UART_Init()
/rk3399_ARM-atf/drivers/arm/gic/v2/
H A Dgicv2_private.h40 return mmio_read_8(base + GICD_ITARGETSR + id); in gicd_get_itargetsr()
/rk3399_ARM-atf/plat/rpi/common/
H A Drpi_pci_svc.c126 *val = mmio_read_8(base); in pci_read_config()
/rk3399_ARM-atf/drivers/renesas/common/watchdog/
H A Dswdt.c128 while ((mmio_read_8(SWDT_WTCSRA) & WTCSRA_WRFLG) != 0U) in rcar_swdt_init()
/rk3399_ARM-atf/drivers/st/etzpc/
H A Detzpc.c241 etzpc_dev.revision = mmio_read_8(etzpc_dev.base + ETZPC_VERR); in etzpc_init()
/rk3399_ARM-atf/plat/xilinx/common/pm_service/
H A Dpm_ipi.c328 datain = mmio_read_8((unsigned long)payload + i); in calculate_crc()
/rk3399_ARM-atf/drivers/st/spi/
H A Dstm32_qspi.c171 *val = mmio_read_8(addr); in stm32_qspi_read_fifo()
/rk3399_ARM-atf/drivers/st/fmc/
H A Dstm32_fmc2_nand.c577 *buff = mmio_read_8(data_base); in stm32_fmc2_read_data()
604 *buff = mmio_read_8(data_base); in stm32_fmc2_read_data()
/rk3399_ARM-atf/plat/intel/soc/common/drivers/qspi/
H A Dcadence_qspi.c654 *read_data++ = mmio_read_8(CAD_QSPIDATA_OFST); in cad_qspi_read_bank()
/rk3399_ARM-atf/drivers/st/i2c/
H A Dstm32_i2c.c763 *p_buff = mmio_read_8(hi2c->i2c_base_addr + I2C_RXDR); in i2c_read()