| /rk3399_ARM-atf/plat/nuvoton/common/ |
| H A D | nuvoton_pm.c | 27 int arm_validate_ns_entrypoint(uintptr_t entrypoint) in arm_validate_ns_entrypoint() argument
33 if ((entrypoint >= ARM_NS_DRAM1_BASE) && in arm_validate_ns_entrypoint()
34 (entrypoint < (ARM_NS_DRAM1_BASE + ARM_NS_DRAM1_SIZE))) { in arm_validate_ns_entrypoint()
38 if ((entrypoint >= ARM_DRAM2_BASE) && in arm_validate_ns_entrypoint()
39 (entrypoint < (ARM_DRAM2_BASE + ARM_DRAM2_SIZE))) { in arm_validate_ns_entrypoint()
47 int arm_validate_psci_entrypoint(uintptr_t entrypoint) in arm_validate_psci_entrypoint() argument
49 return (arm_validate_ns_entrypoint(entrypoint) == 0) ? PSCI_E_SUCCESS : in arm_validate_psci_entrypoint()
|
| /rk3399_ARM-atf/plat/arm/common/ |
| H A D | arm_pm.c | 116 int arm_validate_ns_entrypoint(uintptr_t entrypoint) in arm_validate_ns_entrypoint() argument
122 if ((entrypoint >= ARM_NS_DRAM1_BASE) && (entrypoint < in arm_validate_ns_entrypoint()
127 if ((entrypoint >= ARM_DRAM2_BASE) && (entrypoint < in arm_validate_ns_entrypoint()
136 int arm_validate_psci_entrypoint(uintptr_t entrypoint) in arm_validate_psci_entrypoint() argument
138 return (arm_validate_ns_entrypoint(entrypoint) == 0) ? PSCI_E_SUCCESS : in arm_validate_psci_entrypoint()
|
| /rk3399_ARM-atf/plat/xilinx/zynqmp/ |
| H A D | zynqmp_sdei.c | 17 int arm_validate_ns_entrypoint(uintptr_t entrypoint) in arm_validate_ns_entrypoint() argument
22 return (entrypoint < base || entrypoint > limit) ? 0 : -1; in arm_validate_ns_entrypoint()
|
| /rk3399_ARM-atf/plat/xilinx/versal_net/ |
| H A D | versal_net_sdei.c | 13 int arm_validate_ns_entrypoint(uintptr_t entrypoint) in arm_validate_ns_entrypoint() argument
19 ret = ((entrypoint < base) || (entrypoint > limit)) ? 0 : -1; in arm_validate_ns_entrypoint()
|
| /rk3399_ARM-atf/plat/arm/board/corstone1000/common/ |
| H A D | corstone1000_pm.c | 37 int corstone1000_validate_ns_entrypoint(uintptr_t entrypoint) in corstone1000_validate_ns_entrypoint() argument
43 if ((entrypoint >= ARM_NS_DRAM1_BASE) && (entrypoint < (ARM_NS_DRAM1_BASE + ARM_NS_DRAM1_SIZE))) { in corstone1000_validate_ns_entrypoint()
|
| /rk3399_ARM-atf/plat/brcm/board/stingray/src/ |
| H A D | brcm_pm_ops.c | 318 static int brcm_validate_ns_entrypoint(uintptr_t entrypoint) in brcm_validate_ns_entrypoint() argument
324 if ((entrypoint >= BRCM_NS_DRAM1_BASE) && in brcm_validate_ns_entrypoint()
325 (entrypoint < (BRCM_NS_DRAM1_BASE + BRCM_NS_DRAM1_SIZE))) in brcm_validate_ns_entrypoint()
328 if ((entrypoint >= BRCM_DRAM2_BASE) && in brcm_validate_ns_entrypoint()
329 (entrypoint < (BRCM_DRAM2_BASE + BRCM_DRAM2_SIZE))) in brcm_validate_ns_entrypoint()
332 if ((entrypoint >= BRCM_DRAM3_BASE) && in brcm_validate_ns_entrypoint()
333 (entrypoint < (BRCM_DRAM3_BASE + BRCM_DRAM3_SIZE))) in brcm_validate_ns_entrypoint()
|
| /rk3399_ARM-atf/plat/nuvoton/npcm845x/ |
| H A D | npcm845x_psci.c | 73 int npcm845x_validate_ns_entrypoint(uintptr_t entrypoint) in npcm845x_validate_ns_entrypoint() argument
81 if ((entrypoint >= PLAT_ARM_TRUSTED_DRAM_BASE) && in npcm845x_validate_ns_entrypoint()
82 (entrypoint < (PLAT_ARM_TRUSTED_DRAM_BASE + in npcm845x_validate_ns_entrypoint()
89 if (entrypoint == 0) { in npcm845x_validate_ns_entrypoint()
429 uintptr_t *entrypoint = (void *)PLAT_NPCM_TM_ENTRYPOINT; in plat_setup_psci_ops() local
431 *entrypoint = sec_entrypoint; in plat_setup_psci_ops()
|
| /rk3399_ARM-atf/plat/marvell/armada/a3k/common/aarch64/ |
| H A D | plat_helpers.S | 45 beq entrypoint
48 entrypoint: label
|
| /rk3399_ARM-atf/plat/st/stm32mp2/ |
| H A D | stm32mp2_pm.c | 81 static int stm32_validate_ns_entrypoint(uintptr_t entrypoint) in stm32_validate_ns_entrypoint() argument
84 if (entrypoint < STM32MP_DDR_BASE) { in stm32_validate_ns_entrypoint()
|
| /rk3399_ARM-atf/include/lib/el3_runtime/ |
| H A D | context_mgmt.h | 50 void cm_set_elr_el3(uint32_t security_state, uintptr_t entrypoint);
52 uintptr_t entrypoint, uint32_t spsr);
|
| /rk3399_ARM-atf/plat/hisilicon/poplar/ |
| H A D | plat_pm.c | 135 static int poplar_validate_ns_entrypoint(uintptr_t entrypoint) in poplar_validate_ns_entrypoint() argument
141 if ((entrypoint >= DDR_BASE) && (entrypoint < (DDR_BASE + DDR_SIZE))) in poplar_validate_ns_entrypoint()
|
| /rk3399_ARM-atf/plat/nvidia/tegra/common/ |
| H A D | tegra_pm.c | 260 static int32_t tegra_validate_ns_entrypoint(uintptr_t entrypoint) in tegra_validate_ns_entrypoint() argument
268 if ((entrypoint >= TEGRA_DRAM_BASE) && (entrypoint <= TEGRA_DRAM_END)) { in tegra_validate_ns_entrypoint()
|
| H A D | tegra_fiq_glue.c | 119 void tegra_fiq_set_ns_entrypoint(uint64_t entrypoint) in tegra_fiq_set_ns_entrypoint() argument
121 ns_fiq_handler_addr = entrypoint; in tegra_fiq_set_ns_entrypoint()
|
| /rk3399_ARM-atf/lib/psci/ |
| H A D | psci_main.c | 26 uintptr_t entrypoint, in psci_cpu_on() argument
41 rc = psci_validate_entry_point(ep, entrypoint, context_id); in psci_cpu_on()
59 uintptr_t entrypoint, in psci_cpu_suspend() argument
154 rc = psci_validate_entry_point(ep, entrypoint, context_id); in psci_cpu_suspend()
175 int psci_system_suspend(uintptr_t entrypoint, u_register_t context_id) in psci_system_suspend() argument
188 rc = psci_validate_entry_point(ep, entrypoint, context_id); in psci_system_suspend()
|
| H A D | psci_common.c | 866 uintptr_t entrypoint, in psci_get_ns_ep_info() argument
885 ep->pc = entrypoint; in psci_get_ns_ep_info()
899 if ((entrypoint & 0x1UL) != 0UL) { in psci_get_ns_ep_info()
918 ep->spsr = SPSR_MODE32((uint64_t)mode, entrypoint & 0x1, ee, in psci_get_ns_ep_info()
926 uintptr_t entrypoint, in psci_get_ns_ep_info() argument
953 ep->pc = entrypoint; in psci_get_ns_ep_info()
965 ep->spsr = SPSR_MODE32(mode, entrypoint & 0x1, ee, aif); in psci_get_ns_ep_info()
978 uintptr_t entrypoint, in psci_validate_entry_point() argument
985 rc = psci_plat_pm_ops->validate_ns_entrypoint(entrypoint); in psci_validate_entry_point()
996 rc = psci_get_ns_ep_info(ep, entrypoint, context_id); in psci_validate_entry_point()
|
| /rk3399_ARM-atf/bl32/sp_min/ |
| H A D | sp_min.ld.S | 38 *entrypoint.o(.text*)
79 *entrypoint.o(.text*)
|
| /rk3399_ARM-atf/include/services/ |
| H A D | spm_core_manifest.h | 39 uint64_t entrypoint; member
|
| /rk3399_ARM-atf/plat/hisilicon/hikey/ |
| H A D | hikey_pm.c | 252 static int hikey_validate_ns_entrypoint(uintptr_t entrypoint) in hikey_validate_ns_entrypoint() argument
258 if ((entrypoint > DDR_BASE) && (entrypoint < (DDR_BASE + DDR_SIZE))) in hikey_validate_ns_entrypoint()
|
| /rk3399_ARM-atf/plat/st/stm32mp1/ |
| H A D | stm32mp1_pm.c | 177 static int stm32_validate_ns_entrypoint(uintptr_t entrypoint) in stm32_validate_ns_entrypoint() argument
180 if (entrypoint < STM32MP_DDR_BASE) { in stm32_validate_ns_entrypoint()
|
| /rk3399_ARM-atf/plat/nvidia/tegra/drivers/flowctrl/ |
| H A D | flowctrl.c | 262 void tegra_fc_bpmp_on(uint32_t entrypoint) in tegra_fc_bpmp_on() argument
271 mmio_write_32(TEGRA_EVP_BASE + EVP_BPMP_RESET_VECTOR, entrypoint); in tegra_fc_bpmp_on()
272 while (entrypoint != mmio_read_32(TEGRA_EVP_BASE + EVP_BPMP_RESET_VECTOR)) in tegra_fc_bpmp_on()
|
| /rk3399_ARM-atf/plat/intel/soc/common/soc/ |
| H A D | socfpga_reset_manager.c | 1220 uint32_t entrypoint = 0; in socfpga_cpu_reset_base() local
1232 entrypoint = mmio_read_32(SOCFPGA_RSTMGR_CPUBASELOW_0); in socfpga_cpu_reset_base()
1233 entrypoint |= mmio_read_32(SOCFPGA_RSTMGR_CPUBASEHIGH_0) << 24; in socfpga_cpu_reset_base()
1237 entrypoint = mmio_read_32(SOCFPGA_RSTMGR_CPUBASELOW_1); in socfpga_cpu_reset_base()
1238 entrypoint |= mmio_read_32(SOCFPGA_RSTMGR_CPUBASEHIGH_1) << 24; in socfpga_cpu_reset_base()
1242 entrypoint = mmio_read_32(SOCFPGA_RSTMGR_CPUBASELOW_2); in socfpga_cpu_reset_base()
1243 entrypoint |= mmio_read_32(SOCFPGA_RSTMGR_CPUBASEHIGH_2) << 24; in socfpga_cpu_reset_base()
1247 entrypoint = mmio_read_32(SOCFPGA_RSTMGR_CPUBASELOW_3); in socfpga_cpu_reset_base()
1248 entrypoint |= mmio_read_32(SOCFPGA_RSTMGR_CPUBASEHIGH_3) << 24; in socfpga_cpu_reset_base()
1255 mmio_write_64(PLAT_SEC_ENTRY, entrypoint); in socfpga_cpu_reset_base()
|
| /rk3399_ARM-atf/docs/plat/arm/fvp/ |
| H A D | fvp-cortex-a32.rst | 4 With reset to BL1 entrypoint
22 With reset to SP_MIN entrypoint
|
| /rk3399_ARM-atf/plat/amd/versal2/ |
| H A D | spmc_sel1_optee_manifest.dts | 19 entrypoint = <0x0 0x1800000>;
|
| /rk3399_ARM-atf/plat/arm/board/fvp/fdts/ |
| H A D | fvp_spmc_el1_optee_manifest.dts | 19 entrypoint = <0x0 0x6000000>;
|
| /rk3399_ARM-atf/plat/hisilicon/hikey960/ |
| H A D | hikey960_pm.c | 176 static int hikey960_validate_ns_entrypoint(uintptr_t entrypoint) in hikey960_validate_ns_entrypoint() argument
182 if ((entrypoint > DDR_BASE) && (entrypoint < (DDR_BASE + DDR_SIZE))) in hikey960_validate_ns_entrypoint()
|