Home
last modified time | relevance | path

Searched refs:ddr_type (Results 1 – 10 of 10) sorted by relevance

/rk3399_ARM-atf/plat/st/stm32mp1/
H A Dplat_ddr.c14 static int pmic_ddr_power_init(enum ddr_type ddr_type) in pmic_ddr_power_init() argument
38 switch (ddr_type) { in pmic_ddr_power_init()
128 int stm32mp_board_ddr_power_init(enum ddr_type ddr_type) in stm32mp_board_ddr_power_init() argument
131 return pmic_ddr_power_init(ddr_type); in stm32mp_board_ddr_power_init()
H A Dstm32mp1_def.h129 enum ddr_type { enum
/rk3399_ARM-atf/plat/st/stm32mp2/
H A Dplat_ddr.c188 int stm32mp_board_ddr_power_init(enum ddr_type ddr_type) in stm32mp_board_ddr_power_init() argument
193 VERBOSE("DDR power init, ddr_type = %u\n", ddr_type); in stm32mp_board_ddr_power_init()
196 assert(ddr_type == STM32MP_DDR3); in stm32mp_board_ddr_power_init()
198 assert(ddr_type == STM32MP_DDR4); in stm32mp_board_ddr_power_init()
200 assert(ddr_type == STM32MP_LPDDR4); in stm32mp_board_ddr_power_init()
202 ERROR("DDR type (%u) not supported\n", ddr_type); in stm32mp_board_ddr_power_init()
H A Dstm32mp2_def.h118 enum ddr_type { enum
/rk3399_ARM-atf/plat/intel/soc/common/drivers/ddr/
H A Dddr.h13 enum ddr_type { enum
162 int ddr_zerofill_scrubber(phys_addr_t umctl2_base, enum ddr_type umctl2_type);
164 int ddr_config_scrubber(phys_addr_t umctl2_base, enum ddr_type umctl2_type);
H A Dddr.c345 int ddr_config_scrubber(phys_addr_t umctl2_base, enum ddr_type umctl2_type) in ddr_config_scrubber()
441 int ddr_zerofill_scrubber(phys_addr_t umctl2_base, enum ddr_type umctl2_type) in ddr_zerofill_scrubber()
/rk3399_ARM-atf/include/drivers/st/
H A Dstm32mp_ddr.h82 int stm32mp_board_ddr_power_init(enum ddr_type ddr_type);
/rk3399_ARM-atf/drivers/st/ddr/
H A Dstm32mp2_ddr.c362 enum ddr_type ddr_type; in stm32mp2_ddr_init() local
365 ddr_type = STM32MP_DDR3; in stm32mp2_ddr_init()
367 ddr_type = STM32MP_DDR4; in stm32mp2_ddr_init()
369 ddr_type = STM32MP_LPDDR4; in stm32mp2_ddr_init()
404 if (stm32mp_board_ddr_power_init(ddr_type) != 0) { in stm32mp2_ddr_init()
/rk3399_ARM-atf/plat/intel/soc/agilex5/soc/
H A Dagilex5_iossm_mailbox.c421 io96b_ctrl->ddr_type = ddr_type_list[6]; // "UNKNOWN" in get_mem_technology()
465 if (strcmp(io96b_ctrl->ddr_type, "UNKNOWN") == 0) { in get_mem_technology()
466 io96b_ctrl->ddr_type = ddr_type_list[ddr_type_ret]; in get_mem_technology()
467 } else if (strcmp(ddr_type_list[ddr_type_ret], io96b_ctrl->ddr_type) != 0) { in get_mem_technology()
470 io96b_ctrl->ddr_type, ddr_type_list[ddr_type_ret]); in get_mem_technology()
475 inst_idx, iface_idx, io96b_ctrl->ddr_type); in get_mem_technology()
/rk3399_ARM-atf/plat/intel/soc/agilex5/include/
H A Dagilex5_iossm_mailbox.h208 const char *ddr_type; member