Home
last modified time | relevance | path

Searched refs:SYSMGR_SDMMC_DRVSEL (Results 1 – 8 of 8) sorted by relevance

/rk3399_ARM-atf/plat/intel/soc/agilex/soc/
H A Dagilex_mmc.c16 SYSMGR_SDMMC_SMPLSEL(0) | SYSMGR_SDMMC_DRVSEL(3)); in agx_mmc_init()
/rk3399_ARM-atf/plat/intel/soc/stratix10/soc/
H A Ds10_mmc.c16 SYSMGR_SDMMC_SMPLSEL(2) | SYSMGR_SDMMC_DRVSEL(3)); in s10_mmc_init()
/rk3399_ARM-atf/plat/intel/soc/common/include/
H A Dsocfpga_system_manager.h18 #define SYSMGR_SDMMC_DRVSEL(x) (((x) & 0x7) << 0) macro
/rk3399_ARM-atf/plat/intel/soc/stratix10/include/
H A Ds10_system_manager.h184 #define SYSMGR_SDMMC_DRVSEL(x) (((x) & 0x7) << 0) macro
/rk3399_ARM-atf/plat/intel/soc/agilex/include/
H A Dagilex_system_manager.h185 #define SYSMGR_SDMMC_DRVSEL(x) (((x) & 0x7) << 0) macro
/rk3399_ARM-atf/plat/intel/soc/n5x/include/
H A Dn5x_system_manager.h188 #define SYSMGR_SDMMC_DRVSEL(x) (((x) & 0x7) << 0) macro
/rk3399_ARM-atf/plat/intel/soc/agilex5/include/
H A Dagilex5_system_manager.h213 #define SYSMGR_SDMMC_DRVSEL(x) (((x) & 0x7) << 0) macro
/rk3399_ARM-atf/plat/intel/soc/common/soc/
H A Dsocfpga_firewall.c113 mmio_write_32(SOCFPGA_SYSMGR(SDMMC), SYSMGR_SDMMC_DRVSEL(3)); in enable_ns_peripheral_access()