Home
last modified time | relevance | path

Searched refs:SYSMGR_ECC_DDR1_MASK (Results 1 – 6 of 6) sorted by relevance

/rk3399_ARM-atf/plat/intel/soc/common/include/
H A Dsocfpga_system_manager.h29 #define SYSMGR_ECC_DDR1_MASK BIT(17) macro
H A Dsocfpga_sip_svc.h168 SYSMGR_ECC_DDR1_MASK)
/rk3399_ARM-atf/plat/intel/soc/stratix10/include/
H A Ds10_system_manager.h191 #define SYSMGR_ECC_DDR1_MASK BIT(17) macro
/rk3399_ARM-atf/plat/intel/soc/agilex/include/
H A Dagilex_system_manager.h192 #define SYSMGR_ECC_DDR1_MASK BIT(17) macro
/rk3399_ARM-atf/plat/intel/soc/n5x/include/
H A Dn5x_system_manager.h195 #define SYSMGR_ECC_DDR1_MASK BIT(17) macro
/rk3399_ARM-atf/plat/intel/soc/agilex5/include/
H A Dagilex5_system_manager.h225 #define SYSMGR_ECC_DDR1_MASK BIT(17) macro