Home
last modified time | relevance | path

Searched refs:SOCFPGA_L4_PER_SCR_REG_BASE (Results 1 – 6 of 6) sorted by relevance

/rk3399_ARM-atf/plat/intel/soc/stratix10/include/
H A Dsocfpga_plat_def.h50 #define SOCFPGA_L4_PER_SCR_REG_BASE 0xffd21000 macro
/rk3399_ARM-atf/plat/intel/soc/n5x/include/
H A Dsocfpga_plat_def.h49 #define SOCFPGA_L4_PER_SCR_REG_BASE U(0xffd21000) macro
/rk3399_ARM-atf/plat/intel/soc/common/include/
H A Dsocfpga_noc.h21 #define SOCFPGA_L4_PER_SCR(_reg) (SOCFPGA_L4_PER_SCR_REG_BASE \
/rk3399_ARM-atf/plat/intel/soc/agilex/include/
H A Dsocfpga_plat_def.h66 #define SOCFPGA_L4_PER_SCR_REG_BASE 0xffd21000 macro
/rk3399_ARM-atf/plat/intel/soc/agilex5/include/
H A Dsocfpga_plat_def.h83 #define SOCFPGA_L4_PER_SCR_REG_BASE 0x10d21000 macro
/rk3399_ARM-atf/plat/intel/soc/agilex5/
H A Dbl2_plat_setup.c111 mmio_write_32(SOCFPGA_L4_PER_SCR_REG_BASE + SOCFPGA_SDMMC_SECU_BIT, in bl2_el3_early_platform_setup()