| /optee_os/lib/libmbedtls/mbedtls/ |
| H A D | .uncrustify.cfg | 47 sp_brace_else = add 52 nl_fcall_brace = add 53 nl_fdef_brace = add 59 sp_assign = add 65 sp_bool = add 89 sp_compare = add 128 sp_before_ptr_star = add 143 sp_after_type = add 158 sp_after_semi = add 160 sp_after_semi_for = add [all …]
|
| /optee_os/core/arch/arm/sm/ |
| H A D | sm_a32.S | 116 add r0, sp, #SM_CTX_SEC 124 add r8, sp, #(SM_CTX_SEC + SM_SEC_CTX_R0) 132 add r0, sp, #SM_CTX_NSEC 139 add r0, sp, #(SM_CTX_NSEC + SM_NSEC_CTX_R8) 166 add sp, sp, #(SM_CTX_NSEC + SM_NSEC_CTX_R0) 181 add r0, sp, #(SM_CTX_NSEC + SM_NSEC_CTX_R8) 192 add sp, sp, #(SM_CTX_SEC + SM_SEC_CTX_R0) 230 add r0, sp, #SM_CTX_NSEC 232 add r0, sp, #(SM_CTX_NSEC + SM_NSEC_CTX_R8) 240 add r0, sp, #SM_CTX_SEC [all …]
|
| H A D | pm_a32.S | 33 add r0, sp, #8 40 add sp, sp, #SM_PM_CTX_SIZE 101 add r0, r0, r1 115 add r4, r4, r5
|
| /optee_os/ldelf/ |
| H A D | start_rv64.S | 27 add a2, a2, a1 28 add a3, a3, a1 44 add t1, a1, t1 46 add t4, t4, t3 47 add t4, t4, a1
|
| H A D | start_a32.S | 27 add r5, r5, r4 28 add r6, r6, r4 42 add r7, r7, r4 44 add r8, r8, r4
|
| H A D | start_a64.S | 27 add x5, x5, x4 28 add x6, x6, x4 46 add x7, x7, x4 47 add x9, x9, x4
|
| /optee_os/core/arch/riscv/kernel/ |
| H A D | entry.S | 44 add t0, t0, t2 45 add sp, t1, t0 53 add t1, t1, t0 66 add tp, tp, t2 159 add t0, t0, RISCV_XLEN_BYTES 182 add t2, t1, THREAD_CORE_LOCAL_SIZE 279 add a1, a1, a0 282 add a1, a1, a0 323 add tp, a2, a1 400 add tp, t2, t1 [all …]
|
| /optee_os/core/arch/arm/kernel/ |
| H A D | cache_helpers_a64.S | 30 add x1, x0, x1 35 add x0, x0, x2 104 add x14, x14, x0, lsl #5 // inner loop is 8x32-bit instructions 105 BTI( add x14, x14, x0, lsl #2) // inner loop is + "bti j" instruction 109 add x2, x10, x10, lsr #1 // work out 3x current cache level 119 add x2, x2, #4 // add 4 (line length offset) 148 add x10, x10, #2 // increment cache number 228 add x1, x0, x1 233 add x0, x0, x2
|
| H A D | cache_helpers_a32.S | 35 add r1, r0, r1 40 add r0, r0, r2 112 add r6, r11, r0, lsl #3 // cache op is 2x32-bit instructions 114 add r10, r1, r1, LSR #1 // Work out 3x current cache level 124 add r10, r10, #4 // add 4 (r10 = line length offset) 142 add r1, r1, #2 // increment the cache number 252 add r1, r0, r1 257 add r0, r0, r2
|
| H A D | entry_a64.S | 34 add x0, x0, #1 42 add x0, x0, x2 45 add sp, x1, x0 202 add x2, x2, x4 /* length of init and hashes etc */ 204 add x0, x0, x2 /* __init_start + len */ 205 add x1, x1, x2 /* __data_end + len */ 233 add x1, x1, x2 234 add x2, x0, x2 300 add x0, x0, x2 303 add x1, x1, x2 [all …]
|
| H A D | entry_a32.S | 125 add r0, r0, #4 246 add r0, r0, #1 251 add r2, r2, r3 274 add sp, r1, r2 355 add r2, r2, r12 /* length of init and hashes etc */ 357 add r0, r0, r2 /* __init_start + len */ 358 add r1, r1, r2 /* __data_end + len */ 386 add r1, r1, r2 387 add r2, r0, r2 441 add r0, r0, r2 [all …]
|
| H A D | misc_a64.S | 43 add x0, x0, x1, LSL #(CFG_CORE_CLUSTER_SHIFT) 52 add x1, x1, x2, LSL #(CFG_CORE_CLUSTER_SHIFT) 53 add x0, x0, x1, LSL #(CFG_CORE_THREAD_SHIFT)
|
| H A D | misc_a32.S | 42 add r0, r0, r1, LSL #(CFG_CORE_CLUSTER_SHIFT) 51 add r1, r1, r2, LSL #(CFG_CORE_CLUSTER_SHIFT) 52 add r0, r0, r1, LSL #(CFG_CORE_THREAD_SHIFT)
|
| H A D | thread_a32.S | 95 add r12, r0, #(13 * 4) /* Restore registers r0-r12 later */ 426 add r1, r1, r0 637 add sp, sp, #1 /* 7:111 Reset */ 638 add sp, sp, #1 /* 6:110 Undefined instruction */ 639 add sp, sp, #1 /* 5:101 Secure monitor call */ 640 add sp, sp, #1 /* 4:100 Prefetch abort */ 641 add sp, sp, #1 /* 3:011 Data abort */ 642 add sp, sp, #1 /* 2:010 Reserved */ 643 add sp, sp, #1 /* 1:001 IRQ */ 684 add pc, pc, r0, LSL #3 [all …]
|
| H A D | arch_scall_a64.S | 64 add x0, x0, #0xf 75 add x2, xzr, x6, lsl #2 146 add sp, sp, #SC_REC_SIZE
|
| /optee_os/core/arch/arm/plat-d06/ |
| H A D | core_pos_a64.S | 34 add x5, x5, x4 41 add x5, x5, x3 43 add x5, x5, x2
|
| /optee_os/core/arch/arm/crypto/ |
| H A D | sha512_armv8a_ce_a64.S | 85 add v5.2d, v\rc0\().2d, v\in0\().2d 89 add v\i3\().2d, v\i3\().2d, v5.2d 98 add v\i4\().2d, v\i1\().2d, v\i3\().2d 190 add v8.2d, v8.2d, v0.2d 191 add v9.2d, v9.2d, v1.2d 192 add v10.2d, v10.2d, v2.2d 193 add v11.2d, v11.2d, v3.2d
|
| H A D | sha256_armv8a_ce_a64.S | 31 add t1.4s, v\s0\().4s, \rc\().4s 36 add t0.4s, v\s0\().4s, \rc\().4s 76 1: add t0.4s, v16.4s, v0.4s 101 add dgav.4s, dgav.4s, dg0v.4s 102 add dgbv.4s, dgbv.4s, dg1v.4s
|
| H A D | sha1_armv8a_ce_a64.S | 35 add t1.4s, v\s0\().4s, \rc\().4s 44 add t0.4s, v\s0\().4s, \rc\().4s 81 1: add t0.4s, v8.4s, k0.4s 109 add dgbv.2s, dgbv.2s, dg1v.2s 110 add dgav.4s, dgav.4s, dg0v.4s
|
| /optee_os/lib/libmbedtls/mbedtls/library/ |
| H A D | ccm.c | 291 const unsigned char *add, in mbedtls_ccm_update_ad() argument 331 mbedtls_xor(ctx->y + offset, ctx->y + offset, add, use_len); in mbedtls_ccm_update_ad() 335 add += use_len; in mbedtls_ccm_update_ad() 515 const unsigned char *add, size_t add_len, in ccm_auth_crypt() argument 530 if ((ret = mbedtls_ccm_update_ad(ctx, add, add_len)) != 0) { in ccm_auth_crypt() 551 const unsigned char *add, size_t add_len, in mbedtls_ccm_star_encrypt_and_tag() argument 556 add, add_len, input, output, tag, tag_len); in mbedtls_ccm_star_encrypt_and_tag() 561 const unsigned char *add, size_t add_len, in mbedtls_ccm_encrypt_and_tag() argument 566 add, add_len, input, output, tag, tag_len); in mbedtls_ccm_encrypt_and_tag() 588 const unsigned char *add, size_t add_len, in ccm_auth_decrypt() argument [all …]
|
| /optee_os/lib/libutils/ext/arch/riscv/ |
| H A D | atomic_rv.S | 12 add a0, a1, a2 20 add a0, a1, a2
|
| /optee_os/lib/libmbedtls/mbedtls/include/mbedtls/ |
| H A D | gcm.h | 170 const unsigned char *add, 216 const unsigned char *add, 262 const unsigned char *add,
|
| /optee_os/core/arch/riscv/ |
| H A D | riscv.mk | 237 ta-mk-file-export-add-ta_rv32 += CROSS_COMPILE ?= riscv32-unknown-linux-gnu-_nl_ 238 ta-mk-file-export-add-ta_rv32 += CROSS_COMPILE32 ?= $$(CROSS_COMPILE)_nl_ 239 ta-mk-file-export-add-ta_rv32 += CROSS_COMPILE_ta_rv32 ?= $$(CROSS_COMPILE32)_nl_ 240 ta-mk-file-export-add-ta_rv32 += COMPILER ?= gcc_nl_ 241 ta-mk-file-export-add-ta_rv32 += COMPILER_ta_rv32 ?= $$(COMPILER)_nl_ 242 ta-mk-file-export-add-ta_rv32 += PYTHON3 ?= python3_nl_ 277 ta-mk-file-export-add-ta_rv64 += CROSS_COMPILE64 ?= $$(CROSS_COMPILE)_nl_ 278 ta-mk-file-export-add-ta_rv64 += CROSS_COMPILE_ta_rv64 ?= $$(CROSS_COMPILE64)_nl_ 279 ta-mk-file-export-add-ta_rv64 += COMPILER ?= gcc_nl_ 280 ta-mk-file-export-add-ta_rv64 += COMPILER_ta_rv64 ?= $$(COMPILER)_nl_ [all …]
|
| /optee_os/scripts/ |
| H A D | sign_rproc_fw.py | 122 def add(self, kind, payload): member in TLV 156 self.add(type_id, value) 397 tlv.add('SIGNTYPE', sign_type.to_bytes(1, 'little')) 436 tlv.add('NUM_IMG', len(args.in_file).to_bytes(1, 'little')) 437 tlv.add('IMGTYPE', bytearray(images_type)) 438 tlv.add('IMGSIZE', bytearray(images_size)) 443 tlv.add('HASHTYPE', hash_type.to_bytes(1, 'little')) 448 tlv.add('HASHTABLE', hash_tlv) 454 tlv.add('PKEYINFO', key_info)
|
| H A D | notify_maintainers.py | 56 the_rest_handles.add(handle) 58 handles.add(handle) 117 existing_handles.add(comment.user.login)
|