Home
last modified time | relevance | path

Searched refs:_name (Results 1 – 14 of 14) sorted by relevance

/optee_os/lib/libutils/ext/include/
H A Dbitstring.h77 register bitstr_t *_name = (name); \
82 _name[_startbyte] &= ((0xff >> (8 - (_start&0x7))) | \
85 _name[_startbyte] &= 0xff >> (8 - (_start&0x7)); \
87 _name[_startbyte] = 0; \
88 _name[_stopbyte] &= 0xff << ((_stop&0x7) + 1); \
94 register bitstr_t *_name = (name); \
99 _name[_startbyte] |= ((0xff << (_start&0x7)) & \
102 _name[_startbyte] |= 0xff << ((_start)&0x7); \
104 _name[_startbyte] = 0xff; \
105 _name[_stopbyte] |= 0xff >> (7 - (_stop&0x7)); \
[all …]
/optee_os/core/drivers/clk/
H A Dclk-stm32-core.h170 #define STM32_FIXED_RATE(_name, _rate)\ argument
171 struct clk _name = {\
176 .name = #_name,\
181 #define STM32_FIXED_FACTOR(_name, _parent, _flags, _mult, _div)\ argument
182 struct clk _name = {\
188 .name = #_name,\
194 #define STM32_GATE(_name, _parent, _flags, _gate_id)\ argument
195 struct clk _name = {\
200 .name = #_name,\
206 #define STM32_DIVIDER(_name, _parent, _flags, _div_id)\ argument
[all …]
H A Dclk-stm32mp21.c695 #define OSCILLATOR(idx_osc, _name, _gate_id, _bypass, _css, _drive) \ argument
697 .name = (_name),\
2507 #define STM32_OSC(_name, _flags, _gate_id)\ argument
2508 struct clk _name = {\
2513 .name = #_name,\
2519 #define STM32_OSC_MSI(_name, _flags, _gate_id)\ argument
2520 struct clk _name = {\
2525 .name = #_name,\
2531 #define STM32_OSC_KER(_name)\ argument
2532 struct clk _name = {\
[all …]
H A Dclk-stm32mp25.c733 #define OSCILLATOR(idx_osc, _name, _gate_id, _bypass, _css, _drive) \ argument
735 .name = (_name),\
2528 #define STM32_OSC(_name, _flags, _gate_id)\ argument
2529 struct clk _name = {\
2534 .name = #_name,\
2540 #define STM32_OSC_MSI(_name, _flags, _gate_id)\ argument
2541 struct clk _name = {\
2546 .name = #_name,\
2552 #define STM32_HSE_DIV2(_name, _parent, _flags, _gate_id)\ argument
2553 struct clk _name = {\
[all …]
H A Dclk-stm32mp13.c637 #define OSCILLATOR(idx_osc, _name, _gate_id, _bypass, _css, _drive) \ argument
639 .name = (_name),\
1941 #define STM32_TIMER(_name, _parent, _flags, _apbdiv, _timpre)\ argument
1942 struct clk _name = {\
1948 .name = #_name,\
1954 #define STM32_KCLK(_name, _nb_parents, _parents, _flags, _gate_id, _mux_id)\ argument
1955 struct clk _name = {\
1962 .name = #_name,\
1968 #define STM32_PLL_VCO(_name, _nb_parents, _parents, _flags, _reg,\ argument
1970 struct clk _name = {\
[all …]
H A Dclk-stm32mp15.c1237 #define CLOCK_NAME(_binding, _name) \ argument
1238 { .clock_id = (_binding), .name = (_name) }
/optee_os/core/include/kernel/
H A Dpm.h48 #define PM_HINT_IS_STATE(_x, _name) ((_x) & PM_HINT_ ## _name ## _STATE) argument
71 #define PM_CALLBACK_HANDLE_INITIALIZER(_callback, _handle, _order, _name)\ argument
76 .name = (_name), \
/optee_os/core/drivers/scmi-msg/
H A Dcommon.h28 #define COPY_NAME_IDENTIFIER(_dst_array, _name) \ argument
30 assert(strlen(_name) < sizeof(_dst_array)); \
31 strncpy((_dst_array), (_name), sizeof(_dst_array)); \
/optee_os/core/arch/arm/plat-stm32mp1/
H A Dscmi_server.c121 #define CLOCK_CELL(_scmi_id, _id, _name, _init_enabled) \ argument
125 .name = (_name), \
130 #define CLOCK_CELL_DECPROT(_scmi_id, _id, _name, _init_enabled, _etzpc_id) \ argument
134 .name = (_name), \
139 #define RESET_CELL(_scmi_id, _id, _name) \ argument
143 .name = (_name), \
147 #define RESET_CELL_DECPROT(_scmi_id, _id, _name, _etzpc_id) \ argument
151 .name = (_name), \
154 #define VOLTD_CELL(_scmi_id, _dev_id, _priv_id, _priv_name, _name) \ argument
159 .name = (_name), \
[all …]
/optee_os/core/include/mm/
H A Dcore_mmu.h192 #define __register_memory(_name, _type, _addr, _size, _section) \ argument
194 { .name = (_name), .type = (_type), .addr = (_addr), \
198 #define __register_memory_ul(_name, _type, _addr, _size, _section) \ argument
200 { .name = (_name), .type = (_type), .lo_addr = (_addr), \
203 #define __register_memory_ul(_name, _type, _addr, _size, _section) \ argument
204 __register_memory(_name, _type, _addr, _size, _section)
/optee_os/core/arch/arm/plat-stm32mp1/drivers/
H A Dstm32mp1_pwr.c161 #define DEFINE_REG(_id, _name, _supply) { \ argument
163 .name = _name, \
/optee_os/core/drivers/regulator/
H A Dstm32mp13_regulator_iod.c254 #define DEFINE_REG(_id, _name, _supply_name) { \ argument
255 .name = (_name), \
/optee_os/core/arch/arm/plat-sam/
H A Dscmi_server.c21 #define RESET_CELL(_scmi_id, _id, _name) \ argument
24 .name = (_name), \
/optee_os/lib/libmbedtls/mbedtls/
H A DChangeLog47 mbedtls_x509write_{crt,csr}_set_{subject,issuer}_name() functions. The