Home
last modified time | relevance | path

Searched refs:RCC_BDCR (Results 1 – 8 of 8) sorted by relevance

/optee_os/core/drivers/clk/
H A Dclk-stm32mp25.c380 GATE_CFG(GATE_LSE, RCC_BDCR, 0, 0),
381 GATE_CFG(GATE_LSE_RDY, RCC_BDCR, 2, 0),
382 GATE_CFG(GATE_LSI, RCC_BDCR, 9, 0),
383 GATE_CFG(GATE_LSI_RDY, RCC_BDCR, 10, 0),
384 GATE_CFG(GATE_RTCCK, RCC_BDCR, 20, 0),
619 _MUX_CFG(MUX_RTC, RCC_BDCR, 16, 2, MUX_NO_RDY),
753 BYPASS(RCC_BDCR, RCC_BDCR_LSEBYP_BIT,
755 CSS(RCC_BDCR, RCC_BDCR_LSECSSON_BIT),
756 DRIVE(RCC_BDCR, RCC_BDCR_LSEDRV_SHIFT,
909 uintptr_t address = priv->base + RCC_BDCR; in clk_stm32_osc_msi_set_rate()
[all …]
H A Dclk-stm32mp13.c278 GATE_CFG(GATE_LSE, RCC_BDCR, 0, 0),
279 GATE_CFG(GATE_LSE_RDY, RCC_BDCR, 2, 0),
280 GATE_CFG(GATE_RTCCK, RCC_BDCR, 20, 0),
482 MUX_CFG(MUX_RTC, RCC_BDCR, 16, 2),
657 BYPASS(RCC_BDCR, 1, 3),
658 CSS(RCC_BDCR, 8),
659 DRIVE(RCC_BDCR, 4, 2, 2)),
H A Dclk-stm32mp21.c390 GATE_CFG(GATE_LSE, RCC_BDCR, 0, 0),
391 GATE_CFG(GATE_LSE_RDY, RCC_BDCR, 2, 0),
394 GATE_CFG(GATE_RTCCK, RCC_BDCR, 20, 0),
584 _MUX_CFG(MUX_RTC, RCC_BDCR, 16, 2, MUX_NO_RDY),
715 BYPASS(RCC_BDCR, RCC_BDCR_LSEBYP_BIT,
717 CSS(RCC_BDCR, RCC_BDCR_LSECSSON_BIT),
718 DRIVE(RCC_BDCR, RCC_BDCR_LSEDRV_SHIFT,
H A Dclk-stm32mp15.c364 _CLK_SELEC(SEC, RCC_BDCR, RCC_BDCR_RTCCKEN_POS, RTC, _RTC_SEL),
472 _CLK_PARENT(_RTC_SEL, RCC_BDCR, 16, 0x3, rtc_parents),
/optee_os/core/include/drivers/
H A Dstm32mp1_rcc.h50 #define RCC_BDCR 0x140 macro
H A Dstm32mp21_rcc.h250 #define RCC_BDCR U(0x440) macro
H A Dstm32mp13_rcc.h25 #define RCC_BDCR U(0x400) macro
H A Dstm32mp25_rcc.h267 #define RCC_BDCR U(0x440) macro