xref: /optee_os/core/include/drivers/stm32mp13_rcc.h (revision e5e793a6f1c758c7b43b576fa288127867bd7de1)

/* SPDX-License-Identifier: BSD-3-Clause */
/*
 * Copyright (c) 2021, STMicroelectronics - All Rights Reserved
 */

#ifndef __DRIVERS_STM32MP13_RCC_H__
#define __DRIVERS_STM32MP13_RCC_H__

#include <types_ext.h>

#define RCC_SECCFGR				U(0x0)
#define RCC_MP_SREQSETR				U(0x100)
#define RCC_MP_SREQCLRR				U(0x104)
#define RCC_MP_APRSTCR				U(0x108)
#define RCC_MP_APRSTSR				U(0x10C)
#define RCC_PWRLPDLYCR				U(0x110)
#define RCC_MP_GRSTCSETR			U(0x114)
#define RCC_BR_RSTSCLRR				U(0x118)
#define RCC_MP_RSTSSETR				U(0x11C)
#define RCC_MP_RSTSCLRR				U(0x120)
#define RCC_MP_IWDGFZSETR			U(0x124)
#define RCC_MP_IWDGFZCLRR			U(0x128)
#define RCC_MP_CIER				U(0x200)
#define RCC_MP_CIFR				U(0x204)
#define RCC_BDCR				U(0x400)
#define RCC_RDLSICR				U(0x404)
#define RCC_OCENSETR				U(0x420)
#define RCC_OCENCLRR				U(0x424)
#define RCC_OCRDYR				U(0x428)
#define RCC_HSICFGR				U(0x440)
#define RCC_CSICFGR				U(0x444)
#define RCC_MCO1CFGR				U(0x460)
#define RCC_MCO2CFGR				U(0x464)
#define RCC_DBGCFGR				U(0x468)
#define RCC_RCK12SELR				U(0x480)
#define RCC_RCK3SELR				U(0x484)
#define RCC_RCK4SELR				U(0x488)
#define RCC_PLL1CR				U(0x4A0)
#define RCC_PLL1CFGR1				U(0x4A4)
#define RCC_PLL1CFGR2				U(0x4A8)
#define RCC_PLL1FRACR				U(0x4AC)
#define RCC_PLL1CSGR				U(0x4B0)
#define RCC_PLL2CR				U(0x4D0)
#define RCC_PLL2CFGR1				U(0x4D4)
#define RCC_PLL2CFGR2				U(0x4D8)
#define RCC_PLL2FRACR				U(0x4DC)
#define RCC_PLL2CSGR				U(0x4E0)
#define RCC_PLL3CR				U(0x500)
#define RCC_PLL3CFGR1				U(0x504)
#define RCC_PLL3CFGR2				U(0x508)
#define RCC_PLL3FRACR				U(0x50C)
#define RCC_PLL3CSGR				U(0x510)
#define RCC_PLL4CR				U(0x520)
#define RCC_PLL4CFGR1				U(0x524)
#define RCC_PLL4CFGR2				U(0x528)
#define RCC_PLL4FRACR				U(0x52C)
#define RCC_PLL4CSGR				U(0x530)
#define RCC_MPCKSELR				U(0x540)
#define RCC_ASSCKSELR				U(0x544)
#define RCC_MSSCKSELR				U(0x548)
#define RCC_CPERCKSELR				U(0x54C)
#define RCC_RTCDIVR				U(0x560)
#define RCC_MPCKDIVR				U(0x564)
#define RCC_AXIDIVR				U(0x568)
#define RCC_MLAHBDIVR				U(0x56C)
#define RCC_APB1DIVR				U(0x570)
#define RCC_APB2DIVR				U(0x574)
#define RCC_APB3DIVR				U(0x578)
#define RCC_APB4DIVR				U(0x57C)
#define RCC_APB5DIVR				U(0x580)
#define RCC_APB6DIVR				U(0x584)
#define RCC_TIMG1PRER				U(0x5A0)
#define RCC_TIMG2PRER				U(0x5A4)
#define RCC_TIMG3PRER				U(0x5A8)
#define RCC_DDRITFCR				U(0x5C0)
#define RCC_I2C12CKSELR				U(0x600)
#define RCC_I2C345CKSELR			U(0x604)
#define RCC_SPI2S1CKSELR			U(0x608)
#define RCC_SPI2S23CKSELR			U(0x60C)
#define RCC_SPI45CKSELR				U(0x610)
#define RCC_UART12CKSELR			U(0x614)
#define RCC_UART35CKSELR			U(0x618)
#define RCC_UART4CKSELR				U(0x61C)
#define RCC_UART6CKSELR				U(0x620)
#define RCC_UART78CKSELR			U(0x624)
#define RCC_LPTIM1CKSELR			U(0x628)
#define RCC_LPTIM23CKSELR			U(0x62C)
#define RCC_LPTIM45CKSELR			U(0x630)
#define RCC_SAI1CKSELR				U(0x634)
#define RCC_SAI2CKSELR				U(0x638)
#define RCC_FDCANCKSELR				U(0x63C)
#define RCC_SPDIFCKSELR				U(0x640)
#define RCC_ADC12CKSELR				U(0x644)
#define RCC_SDMMC12CKSELR			U(0x648)
#define RCC_ETH12CKSELR				U(0x64C)
#define RCC_USBCKSELR				U(0x650)
#define RCC_QSPICKSELR				U(0x654)
#define RCC_FMCCKSELR				U(0x658)
#define RCC_RNG1CKSELR				U(0x65C)
#define RCC_STGENCKSELR				U(0x660)
#define RCC_DCMIPPCKSELR			U(0x664)
#define RCC_SAESCKSELR				U(0x668)
#define RCC_APB1RSTSETR				U(0x6A0)
#define RCC_APB1RSTCLRR				U(0x6A4)
#define RCC_APB2RSTSETR				U(0x6A8)
#define RCC_APB2RSTCLRR				U(0x6AC)
#define RCC_APB3RSTSETR				U(0x6B0)
#define RCC_APB3RSTCLRR				U(0x6B4)
#define RCC_APB4RSTSETR				U(0x6B8)
#define RCC_APB4RSTCLRR				U(0x6BC)
#define RCC_APB5RSTSETR				U(0x6C0)
#define RCC_APB5RSTCLRR				U(0x6C4)
#define RCC_APB6RSTSETR				U(0x6C8)
#define RCC_APB6RSTCLRR				U(0x6CC)
#define RCC_AHB2RSTSETR				U(0x6D0)
#define RCC_AHB2RSTCLRR				U(0x6D4)
#define RCC_AHB4RSTSETR				U(0x6E0)
#define RCC_AHB4RSTCLRR				U(0x6E4)
#define RCC_AHB5RSTSETR				U(0x6E8)
#define RCC_AHB5RSTCLRR				U(0x6EC)
#define RCC_AHB6RSTSETR				U(0x6F0)
#define RCC_AHB6RSTCLRR				U(0x6F4)
#define RCC_MP_APB1ENSETR			U(0x700)
#define RCC_MP_APB1ENCLRR			U(0x704)
#define RCC_MP_APB2ENSETR			U(0x708)
#define RCC_MP_APB2ENCLRR			U(0x70C)
#define RCC_MP_APB3ENSETR			U(0x710)
#define RCC_MP_APB3ENCLRR			U(0x714)
#define RCC_MP_S_APB3ENSETR			U(0x718)
#define RCC_MP_S_APB3ENCLRR			U(0x71C)
#define RCC_MP_NS_APB3ENSETR			U(0x720)
#define RCC_MP_NS_APB3ENCLRR			U(0x724)
#define RCC_MP_APB4ENSETR			U(0x728)
#define RCC_MP_APB4ENCLRR			U(0x72C)
#define RCC_MP_S_APB4ENSETR			U(0x730)
#define RCC_MP_S_APB4ENCLRR			U(0x734)
#define RCC_MP_NS_APB4ENSETR			U(0x738)
#define RCC_MP_NS_APB4ENCLRR			U(0x73C)
#define RCC_MP_APB5ENSETR			U(0x740)
#define RCC_MP_APB5ENCLRR			U(0x744)
#define RCC_MP_APB6ENSETR			U(0x748)
#define RCC_MP_APB6ENCLRR			U(0x74C)
#define RCC_MP_AHB2ENSETR			U(0x750)
#define RCC_MP_AHB2ENCLRR			U(0x754)
#define RCC_MP_AHB4ENSETR			U(0x760)
#define RCC_MP_AHB4ENCLRR			U(0x764)
#define RCC_MP_S_AHB4ENSETR			U(0x768)
#define RCC_MP_S_AHB4ENCLRR			U(0x76C)
#define RCC_MP_NS_AHB4ENSETR			U(0x770)
#define RCC_MP_NS_AHB4ENCLRR			U(0x774)
#define RCC_MP_AHB5ENSETR			U(0x778)
#define RCC_MP_AHB5ENCLRR			U(0x77C)
#define RCC_MP_AHB6ENSETR			U(0x780)
#define RCC_MP_AHB6ENCLRR			U(0x784)
#define RCC_MP_S_AHB6ENSETR			U(0x788)
#define RCC_MP_S_AHB6ENCLRR			U(0x78C)
#define RCC_MP_NS_AHB6ENSETR			U(0x790)
#define RCC_MP_NS_AHB6ENCLRR			U(0x794)
#define RCC_MP_APB1LPENSETR			U(0x800)
#define RCC_MP_APB1LPENCLRR			U(0x804)
#define RCC_MP_APB2LPENSETR			U(0x808)
#define RCC_MP_APB2LPENCLRR			U(0x80C)
#define RCC_MP_APB3LPENSETR			U(0x810)
#define RCC_MP_APB3LPENCLRR			U(0x814)
#define RCC_MP_S_APB3LPENSETR			U(0x818)
#define RCC_MP_S_APB3LPENCLRR			U(0x81C)
#define RCC_MP_NS_APB3LPENSETR			U(0x820)
#define RCC_MP_NS_APB3LPENCLRR			U(0x824)
#define RCC_MP_APB4LPENSETR			U(0x828)
#define RCC_MP_APB4LPENCLRR			U(0x82C)
#define RCC_MP_S_APB4LPENSETR			U(0x830)
#define RCC_MP_S_APB4LPENCLRR			U(0x834)
#define RCC_MP_NS_APB4LPENSETR			U(0x838)
#define RCC_MP_NS_APB4LPENCLRR			U(0x83C)
#define RCC_MP_APB5LPENSETR			U(0x840)
#define RCC_MP_APB5LPENCLRR			U(0x844)
#define RCC_MP_APB6LPENSETR			U(0x848)
#define RCC_MP_APB6LPENCLRR			U(0x84C)
#define RCC_MP_AHB2LPENSETR			U(0x850)
#define RCC_MP_AHB2LPENCLRR			U(0x854)
#define RCC_MP_AHB4LPENSETR			U(0x858)
#define RCC_MP_AHB4LPENCLRR			U(0x85C)
#define RCC_MP_S_AHB4LPENSETR			U(0x868)
#define RCC_MP_S_AHB4LPENCLRR			U(0x86C)
#define RCC_MP_NS_AHB4LPENSETR			U(0x870)
#define RCC_MP_NS_AHB4LPENCLRR			U(0x874)
#define RCC_MP_AHB5LPENSETR			U(0x878)
#define RCC_MP_AHB5LPENCLRR			U(0x87C)
#define RCC_MP_AHB6LPENSETR			U(0x880)
#define RCC_MP_AHB6LPENCLRR			U(0x884)
#define RCC_MP_S_AHB6LPENSETR			U(0x888)
#define RCC_MP_S_AHB6LPENCLRR			U(0x88C)
#define RCC_MP_NS_AHB6LPENSETR			U(0x890)
#define RCC_MP_NS_AHB6LPENCLRR			U(0x894)
#define RCC_MP_S_AXIMLPENSETR			U(0x898)
#define RCC_MP_S_AXIMLPENCLRR			U(0x89C)
#define RCC_MP_NS_AXIMLPENSETR			U(0x8A0)
#define RCC_MP_NS_AXIMLPENCLRR			U(0x8A4)
#define RCC_MP_MLAHBLPENSETR			U(0x8A8)
#define RCC_MP_MLAHBLPENCLRR			U(0x8AC)
#define RCC_APB3SECSR				U(0x8C0)
#define RCC_APB4SECSR				U(0x8C4)
#define RCC_APB5SECSR				U(0x8C8)
#define RCC_APB6SECSR				U(0x8CC)
#define RCC_AHB2SECSR				U(0x8D0)
#define RCC_AHB4SECSR				U(0x8D4)
#define RCC_AHB5SECSR				U(0x8D8)
#define RCC_AHB6SECSR				U(0x8DC)
#define RCC_VERR				U(0xFF4)
#define RCC_IDR					U(0xFF8)
#define RCC_SIDR				U(0xFFC)

/* RCC_SECCFGR register fields */
#define RCC_SECCFGR_HSISEC			BIT(0)
#define RCC_SECCFGR_CSISEC			BIT(1)
#define RCC_SECCFGR_HSESEC			BIT(2)
#define RCC_SECCFGR_LSISEC			BIT(3)
#define RCC_SECCFGR_LSESEC			BIT(4)
#define RCC_SECCFGR_PLL12SEC			BIT(8)
#define RCC_SECCFGR_PLL3SEC			BIT(9)
#define RCC_SECCFGR_PLL4SEC			BIT(10)
#define RCC_SECCFGR_MPUSEC			BIT(11)
#define RCC_SECCFGR_AXISEC			BIT(12)
#define RCC_SECCFGR_MLAHBSEC			BIT(13)
#define RCC_SECCFGR_APB3DIVSEC			BIT(16)
#define RCC_SECCFGR_APB4DIVSEC			BIT(17)
#define RCC_SECCFGR_APB5DIVSEC			BIT(18)
#define RCC_SECCFGR_APB6DIVSEC			BIT(19)
#define RCC_SECCFGR_TIMG3SEC			BIT(20)
#define RCC_SECCFGR_CPERSEC			BIT(21)
#define RCC_SECCFGR_MCO1SEC			BIT(22)
#define RCC_SECCFGR_MCO2SEC			BIT(23)
#define RCC_SECCFGR_STPSEC			BIT(24)
#define RCC_SECCFGR_RSTSEC			BIT(25)
#define RCC_SECCFGR_PWRSEC			BIT(31)

/* RCC_MP_SREQSETR register fields */
#define RCC_MP_SREQSETR_STPREQ_P0		BIT(0)

/* RCC_MP_SREQCLRR register fields */
#define RCC_MP_SREQCLRR_STPREQ_P0		BIT(0)

/* RCC_MP_APRSTCR register fields */
#define RCC_MP_APRSTCR_RDCTLEN			BIT(0)
#define RCC_MP_APRSTCR_RSTTO_MASK		GENMASK_32(14, 8)
#define RCC_MP_APRSTCR_RSTTO_SHIFT		8

/* RCC_MP_APRSTSR register fields */
#define RCC_MP_APRSTSR_RSTTOV_MASK		GENMASK_32(14, 8)
#define RCC_MP_APRSTSR_RSTTOV_SHIFT		8

/* RCC_PWRLPDLYCR register fields */
#define RCC_PWRLPDLYCR_PWRLP_DLY_MASK		GENMASK_32(21, 0)
#define RCC_PWRLPDLYCR_PWRLP_DLY_SHIFT		0

/* RCC_MP_GRSTCSETR register fields */
#define RCC_MP_GRSTCSETR_MPSYSRST		BIT(0)
#define RCC_MP_GRSTCSETR_MPUP0RST		BIT(4)

/* RCC_BR_RSTSCLRR register fields */
#define RCC_BR_RSTSCLRR_PORRSTF			BIT(0)
#define RCC_BR_RSTSCLRR_BORRSTF			BIT(1)
#define RCC_BR_RSTSCLRR_PADRSTF			BIT(2)
#define RCC_BR_RSTSCLRR_HCSSRSTF		BIT(3)
#define RCC_BR_RSTSCLRR_VCORERSTF		BIT(4)
#define RCC_BR_RSTSCLRR_VCPURSTF		BIT(5)
#define RCC_BR_RSTSCLRR_MPSYSRSTF		BIT(6)
#define RCC_BR_RSTSCLRR_IWDG1RSTF		BIT(8)
#define RCC_BR_RSTSCLRR_IWDG2RSTF		BIT(9)
#define RCC_BR_RSTSCLRR_MPUP0RSTF		BIT(13)

/* RCC_MP_RSTSSETR register fields */
#define RCC_MP_RSTSSETR_PORRSTF			BIT(0)
#define RCC_MP_RSTSSETR_BORRSTF			BIT(1)
#define RCC_MP_RSTSSETR_PADRSTF			BIT(2)
#define RCC_MP_RSTSSETR_HCSSRSTF		BIT(3)
#define RCC_MP_RSTSSETR_VCORERSTF		BIT(4)
#define RCC_MP_RSTSSETR_VCPURSTF		BIT(5)
#define RCC_MP_RSTSSETR_MPSYSRSTF		BIT(6)
#define RCC_MP_RSTSSETR_IWDG1RSTF		BIT(8)
#define RCC_MP_RSTSSETR_IWDG2RSTF		BIT(9)
#define RCC_MP_RSTSSETR_STP2RSTF		BIT(10)
#define RCC_MP_RSTSSETR_STDBYRSTF		BIT(11)
#define RCC_MP_RSTSSETR_CSTDBYRSTF		BIT(12)
#define RCC_MP_RSTSSETR_MPUP0RSTF		BIT(13)
#define RCC_MP_RSTSSETR_SPARE			BIT(15)

/* RCC_MP_RSTSCLRR register fields */
#define RCC_MP_RSTSCLRR_PORRSTF			BIT(0)
#define RCC_MP_RSTSCLRR_BORRSTF			BIT(1)
#define RCC_MP_RSTSCLRR_PADRSTF			BIT(2)
#define RCC_MP_RSTSCLRR_HCSSRSTF		BIT(3)
#define RCC_MP_RSTSCLRR_VCORERSTF		BIT(4)
#define RCC_MP_RSTSCLRR_VCPURSTF		BIT(5)
#define RCC_MP_RSTSCLRR_MPSYSRSTF		BIT(6)
#define RCC_MP_RSTSCLRR_IWDG1RSTF		BIT(8)
#define RCC_MP_RSTSCLRR_IWDG2RSTF		BIT(9)
#define RCC_MP_RSTSCLRR_STP2RSTF		BIT(10)
#define RCC_MP_RSTSCLRR_STDBYRSTF		BIT(11)
#define RCC_MP_RSTSCLRR_CSTDBYRSTF		BIT(12)
#define RCC_MP_RSTSCLRR_MPUP0RSTF		BIT(13)
#define RCC_MP_RSTSCLRR_SPARE			BIT(15)

/* RCC_MP_IWDGFZSETR register fields */
#define RCC_MP_IWDGFZSETR_FZ_IWDG1		BIT(0)
#define RCC_MP_IWDGFZSETR_FZ_IWDG2		BIT(1)

/* RCC_MP_IWDGFZCLRR register fields */
#define RCC_MP_IWDGFZCLRR_FZ_IWDG1		BIT(0)
#define RCC_MP_IWDGFZCLRR_FZ_IWDG2		BIT(1)

/* RCC_MP_CIER register fields */
#define RCC_MP_CIER_LSIRDYIE			BIT(0)
#define RCC_MP_CIER_LSERDYIE			BIT(1)
#define RCC_MP_CIER_HSIRDYIE			BIT(2)
#define RCC_MP_CIER_HSERDYIE			BIT(3)
#define RCC_MP_CIER_CSIRDYIE			BIT(4)
#define RCC_MP_CIER_PLL1DYIE			BIT(8)
#define RCC_MP_CIER_PLL2DYIE			BIT(9)
#define RCC_MP_CIER_PLL3DYIE			BIT(10)
#define RCC_MP_CIER_PLL4DYIE			BIT(11)
#define RCC_MP_CIER_LSECSSIE			BIT(16)
#define RCC_MP_CIER_WKUPIE			BIT(20)

/* RCC_MP_CIFR register fields */
#define RCC_MP_CIFR_LSIRDYF			BIT(0)
#define RCC_MP_CIFR_LSERDYF			BIT(1)
#define RCC_MP_CIFR_HSIRDYF			BIT(2)
#define RCC_MP_CIFR_HSERDYF			BIT(3)
#define RCC_MP_CIFR_CSIRDYF			BIT(4)
#define RCC_MP_CIFR_PLL1DYF			BIT(8)
#define RCC_MP_CIFR_PLL2DYF			BIT(9)
#define RCC_MP_CIFR_PLL3DYF			BIT(10)
#define RCC_MP_CIFR_PLL4DYF			BIT(11)
#define RCC_MP_CIFR_LSECSSF			BIT(16)
#define RCC_MP_CIFR_WKUPF			BIT(20)

/* RCC_BDCR register fields */
#define RCC_BDCR_LSEON				BIT(0)
#define RCC_BDCR_LSEBYP				BIT(1)
#define RCC_BDCR_LSERDY				BIT(2)
#define RCC_BDCR_DIGBYP				BIT(3)
#define RCC_BDCR_LSEDRV_MASK			GENMASK_32(5, 4)
#define RCC_BDCR_LSEDRV_SHIFT			4
#define RCC_BDCR_LSECSSON			BIT(8)
#define RCC_BDCR_LSECSSD			BIT(9)
#define RCC_BDCR_RTCSRC_MASK			GENMASK_32(17, 16)
#define RCC_BDCR_RTCSRC_SHIFT			16
#define RCC_BDCR_RTCCKEN			BIT(20)
#define RCC_BDCR_VSWRST				BIT(31)

#define RCC_BDCR_LSEBYP_BIT	                1
#define RCC_BDCR_LSERDY_BIT		        2
#define RCC_BDCR_DIGBYP_BIT		        3
#define RCC_BDCR_LSECSSON_BIT		        8

#define RCC_BDCR_LSEDRV_WIDTH		        2

/* RCC_RDLSICR register fields */
#define RCC_RDLSICR_LSION			BIT(0)
#define RCC_RDLSICR_LSIRDY			BIT(1)
#define RCC_RDLSICR_MRD_MASK			GENMASK_32(20, 16)
#define RCC_RDLSICR_MRD_SHIFT			16
#define RCC_RDLSICR_EADLY_MASK			GENMASK_32(26, 24)
#define RCC_RDLSICR_EADLY_SHIFT			24
#define RCC_RDLSICR_SPARE_MASK			GENMASK_32(31, 27)
#define RCC_RDLSICR_SPARE_SHIFT			27

#define RCC_RDLSICR_LSIRDY_BIT		1

/* RCC_OCENSETR register fields */
#define RCC_OCENSETR_HSION			BIT(0)
#define RCC_OCENSETR_HSIKERON			BIT(1)
#define RCC_OCENSETR_CSION			BIT(4)
#define RCC_OCENSETR_CSIKERON			BIT(5)
#define RCC_OCENSETR_DIGBYP			BIT(7)
#define RCC_OCENSETR_HSEON			BIT(8)
#define RCC_OCENSETR_HSEKERON			BIT(9)
#define RCC_OCENSETR_HSEBYP			BIT(10)
#define RCC_OCENSETR_HSECSSON			BIT(11)

#define RCC_OCENR_DIGBYP_BIT		        7
#define RCC_OCENR_HSEBYP_BIT		        10
#define RCC_OCENR_HSECSSON_BIT		        11

/* RCC_OCENCLRR register fields */
#define RCC_OCENCLRR_HSION			BIT(0)
#define RCC_OCENCLRR_HSIKERON			BIT(1)
#define RCC_OCENCLRR_CSION			BIT(4)
#define RCC_OCENCLRR_CSIKERON			BIT(5)
#define RCC_OCENCLRR_DIGBYP			BIT(7)
#define RCC_OCENCLRR_HSEON			BIT(8)
#define RCC_OCENCLRR_HSEKERON			BIT(9)
#define RCC_OCENCLRR_HSEBYP			BIT(10)

/* RCC_OCRDYR register fields */
#define RCC_OCRDYR_HSIRDY			BIT(0)
#define RCC_OCRDYR_HSIDIVRDY			BIT(2)
#define RCC_OCRDYR_CSIRDY			BIT(4)
#define RCC_OCRDYR_HSERDY			BIT(8)
#define RCC_OCRDYR_MPUCKRDY			BIT(23)
#define RCC_OCRDYR_AXICKRDY			BIT(24)

#define RCC_OCRDYR_HSIRDY_BIT		        0
#define RCC_OCRDYR_HSIDIVRDY_BIT                2
#define RCC_OCRDYR_CSIRDY_BIT		        4
#define RCC_OCRDYR_HSERDY_BIT                   8

/* RCC_HSICFGR register fields */
#define RCC_HSICFGR_HSIDIV_MASK			GENMASK_32(1, 0)
#define RCC_HSICFGR_HSIDIV_SHIFT		0
#define RCC_HSICFGR_HSITRIM_MASK		GENMASK_32(14, 8)
#define RCC_HSICFGR_HSITRIM_SHIFT		8
#define RCC_HSICFGR_HSICAL_MASK			GENMASK_32(27, 16)
#define RCC_HSICFGR_HSICAL_SHIFT		16

/* RCC_CSICFGR register fields */
#define RCC_CSICFGR_CSITRIM_MASK		GENMASK_32(12, 8)
#define RCC_CSICFGR_CSITRIM_SHIFT		8
#define RCC_CSICFGR_CSICAL_MASK			GENMASK_32(23, 16)
#define RCC_CSICFGR_CSICAL_SHIFT		16

/* RCC_MCO1CFGR register fields */
#define RCC_MCO1CFGR_MCO1SEL_MASK		GENMASK_32(2, 0)
#define RCC_MCO1CFGR_MCO1SEL_SHIFT		0
#define RCC_MCO1CFGR_MCO1DIV_MASK		GENMASK_32(7, 4)
#define RCC_MCO1CFGR_MCO1DIV_SHIFT		4
#define RCC_MCO1CFGR_MCO1ON			BIT(12)

/* RCC_MCO2CFGR register fields */
#define RCC_MCO2CFGR_MCO2SEL_MASK		GENMASK_32(2, 0)
#define RCC_MCO2CFGR_MCO2SEL_SHIFT		0
#define RCC_MCO2CFGR_MCO2DIV_MASK		GENMASK_32(7, 4)
#define RCC_MCO2CFGR_MCO2DIV_SHIFT		4
#define RCC_MCO2CFGR_MCO2ON			BIT(12)

/* RCC_DBGCFGR register fields */
#define RCC_DBGCFGR_TRACEDIV_MASK		GENMASK_32(2, 0)
#define RCC_DBGCFGR_TRACEDIV_SHIFT		0
#define RCC_DBGCFGR_DBGCKEN			BIT(8)
#define RCC_DBGCFGR_TRACECKEN			BIT(9)
#define RCC_DBGCFGR_DBGRST			BIT(12)

/* RCC_RCK12SELR register fields */
#define RCC_RCK12SELR_PLL12SRC_MASK		GENMASK_32(1, 0)
#define RCC_RCK12SELR_PLL12SRC_SHIFT		0
#define RCC_RCK12SELR_PLL12SRCRDY		BIT(31)

/* RCC_RCK3SELR register fields */
#define RCC_RCK3SELR_PLL3SRC_MASK		GENMASK_32(1, 0)
#define RCC_RCK3SELR_PLL3SRC_SHIFT		0
#define RCC_RCK3SELR_PLL3SRCRDY			BIT(31)

/* RCC_RCK4SELR register fields */
#define RCC_RCK4SELR_PLL4SRC_MASK		GENMASK_32(1, 0)
#define RCC_RCK4SELR_PLL4SRC_SHIFT		0
#define RCC_RCK4SELR_PLL4SRCRDY			BIT(31)

/* RCC_PLL1CR register fields */
#define RCC_PLL1CR_PLLON			BIT(0)
#define RCC_PLL1CR_PLL1RDY			BIT(1)
#define RCC_PLL1CR_SSCG_CTRL			BIT(2)
#define RCC_PLL1CR_DIVPEN			BIT(4)
#define RCC_PLL1CR_DIVQEN			BIT(5)
#define RCC_PLL1CR_DIVREN			BIT(6)

/* RCC_PLL1CFGR1 register fields */
#define RCC_PLL1CFGR1_DIVN_MASK			GENMASK_32(8, 0)
#define RCC_PLL1CFGR1_DIVN_SHIFT		0
#define RCC_PLL1CFGR1_DIVM1_MASK		GENMASK_32(21, 16)
#define RCC_PLL1CFGR1_DIVM1_SHIFT		16

/* RCC_PLL1CFGR2 register fields */
#define RCC_PLL1CFGR2_DIVP_MASK			GENMASK_32(6, 0)
#define RCC_PLL1CFGR2_DIVP_SHIFT		0
#define RCC_PLL1CFGR2_DIVQ_MASK			GENMASK_32(14, 8)
#define RCC_PLL1CFGR2_DIVQ_SHIFT		8
#define RCC_PLL1CFGR2_DIVR_MASK			GENMASK_32(22, 16)
#define RCC_PLL1CFGR2_DIVR_SHIFT		16

/* RCC_PLL1FRACR register fields */
#define RCC_PLL1FRACR_FRACV_MASK		GENMASK_32(15, 3)
#define RCC_PLL1FRACR_FRACV_SHIFT		3
#define RCC_PLL1FRACR_FRACLE			BIT(16)

/* RCC_PLL1CSGR register fields */
#define RCC_PLL1CSGR_MOD_PER_MASK		GENMASK_32(12, 0)
#define RCC_PLL1CSGR_MOD_PER_SHIFT		0
#define RCC_PLL1CSGR_TPDFN_DIS			BIT(13)
#define RCC_PLL1CSGR_RPDFN_DIS			BIT(14)
#define RCC_PLL1CSGR_SSCG_MODE			BIT(15)
#define RCC_PLL1CSGR_INC_STEP_MASK		GENMASK_32(30, 16)
#define RCC_PLL1CSGR_INC_STEP_SHIFT		16

/* RCC_PLL2CR register fields */
#define RCC_PLL2CR_PLLON			BIT(0)
#define RCC_PLL2CR_PLL2RDY			BIT(1)
#define RCC_PLL2CR_SSCG_CTRL			BIT(2)
#define RCC_PLL2CR_DIVPEN			BIT(4)
#define RCC_PLL2CR_DIVQEN			BIT(5)
#define RCC_PLL2CR_DIVREN			BIT(6)

/* RCC_PLL2CFGR1 register fields */
#define RCC_PLL2CFGR1_DIVN_MASK			GENMASK_32(8, 0)
#define RCC_PLL2CFGR1_DIVN_SHIFT		0
#define RCC_PLL2CFGR1_DIVM2_MASK		GENMASK_32(21, 16)
#define RCC_PLL2CFGR1_DIVM2_SHIFT		16

/* RCC_PLL2CFGR2 register fields */
#define RCC_PLL2CFGR2_DIVP_MASK			GENMASK_32(6, 0)
#define RCC_PLL2CFGR2_DIVP_SHIFT		0
#define RCC_PLL2CFGR2_DIVQ_MASK			GENMASK_32(14, 8)
#define RCC_PLL2CFGR2_DIVQ_SHIFT		8
#define RCC_PLL2CFGR2_DIVR_MASK			GENMASK_32(22, 16)
#define RCC_PLL2CFGR2_DIVR_SHIFT		16

/* RCC_PLL2FRACR register fields */
#define RCC_PLL2FRACR_FRACV_MASK		GENMASK_32(15, 3)
#define RCC_PLL2FRACR_FRACV_SHIFT		3
#define RCC_PLL2FRACR_FRACLE			BIT(16)

/* RCC_PLL2CSGR register fields */
#define RCC_PLL2CSGR_MOD_PER_MASK		GENMASK_32(12, 0)
#define RCC_PLL2CSGR_MOD_PER_SHIFT		0
#define RCC_PLL2CSGR_TPDFN_DIS			BIT(13)
#define RCC_PLL2CSGR_RPDFN_DIS			BIT(14)
#define RCC_PLL2CSGR_SSCG_MODE			BIT(15)
#define RCC_PLL2CSGR_INC_STEP_MASK		GENMASK_32(30, 16)
#define RCC_PLL2CSGR_INC_STEP_SHIFT		16

/* RCC_PLL3CR register fields */
#define RCC_PLL3CR_PLLON			BIT(0)
#define RCC_PLL3CR_PLL3RDY			BIT(1)
#define RCC_PLL3CR_SSCG_CTRL			BIT(2)
#define RCC_PLL3CR_DIVPEN			BIT(4)
#define RCC_PLL3CR_DIVQEN			BIT(5)
#define RCC_PLL3CR_DIVREN			BIT(6)

/* RCC_PLL3CFGR1 register fields */
#define RCC_PLL3CFGR1_DIVN_MASK			GENMASK_32(8, 0)
#define RCC_PLL3CFGR1_DIVN_SHIFT		0
#define RCC_PLL3CFGR1_DIVM3_MASK		GENMASK_32(21, 16)
#define RCC_PLL3CFGR1_DIVM3_SHIFT		16
#define RCC_PLL3CFGR1_IFRGE_MASK		GENMASK_32(25, 24)
#define RCC_PLL3CFGR1_IFRGE_SHIFT		24

/* RCC_PLL3CFGR2 register fields */
#define RCC_PLL3CFGR2_DIVP_MASK			GENMASK_32(6, 0)
#define RCC_PLL3CFGR2_DIVP_SHIFT		0
#define RCC_PLL3CFGR2_DIVQ_MASK			GENMASK_32(14, 8)
#define RCC_PLL3CFGR2_DIVQ_SHIFT		8
#define RCC_PLL3CFGR2_DIVR_MASK			GENMASK_32(22, 16)
#define RCC_PLL3CFGR2_DIVR_SHIFT		16

/* RCC_PLL3FRACR register fields */
#define RCC_PLL3FRACR_FRACV_MASK		GENMASK_32(15, 3)
#define RCC_PLL3FRACR_FRACV_SHIFT		3
#define RCC_PLL3FRACR_FRACLE			BIT(16)

/* RCC_PLL3CSGR register fields */
#define RCC_PLL3CSGR_MOD_PER_MASK		GENMASK_32(12, 0)
#define RCC_PLL3CSGR_MOD_PER_SHIFT		0
#define RCC_PLL3CSGR_TPDFN_DIS			BIT(13)
#define RCC_PLL3CSGR_RPDFN_DIS			BIT(14)
#define RCC_PLL3CSGR_SSCG_MODE			BIT(15)
#define RCC_PLL3CSGR_INC_STEP_MASK		GENMASK_32(30, 16)
#define RCC_PLL3CSGR_INC_STEP_SHIFT		16

/* RCC_PLL4CR register fields */
#define RCC_PLL4CR_PLLON			BIT(0)
#define RCC_PLL4CR_PLL4RDY			BIT(1)
#define RCC_PLL4CR_SSCG_CTRL			BIT(2)
#define RCC_PLL4CR_DIVPEN			BIT(4)
#define RCC_PLL4CR_DIVQEN			BIT(5)
#define RCC_PLL4CR_DIVREN			BIT(6)

/* RCC_PLL4CFGR1 register fields */
#define RCC_PLL4CFGR1_DIVN_MASK			GENMASK_32(8, 0)
#define RCC_PLL4CFGR1_DIVN_SHIFT		0
#define RCC_PLL4CFGR1_DIVM4_MASK		GENMASK_32(21, 16)
#define RCC_PLL4CFGR1_DIVM4_SHIFT		16
#define RCC_PLL4CFGR1_IFRGE_MASK		GENMASK_32(25, 24)
#define RCC_PLL4CFGR1_IFRGE_SHIFT		24

/* RCC_PLL4CFGR2 register fields */
#define RCC_PLL4CFGR2_DIVP_MASK			GENMASK_32(6, 0)
#define RCC_PLL4CFGR2_DIVP_SHIFT		0
#define RCC_PLL4CFGR2_DIVQ_MASK			GENMASK_32(14, 8)
#define RCC_PLL4CFGR2_DIVQ_SHIFT		8
#define RCC_PLL4CFGR2_DIVR_MASK			GENMASK_32(22, 16)
#define RCC_PLL4CFGR2_DIVR_SHIFT		16

/* RCC_PLL4FRACR register fields */
#define RCC_PLL4FRACR_FRACV_MASK		GENMASK_32(15, 3)
#define RCC_PLL4FRACR_FRACV_SHIFT		3
#define RCC_PLL4FRACR_FRACLE			BIT(16)

/* RCC_PLL4CSGR register fields */
#define RCC_PLL4CSGR_MOD_PER_MASK		GENMASK_32(12, 0)
#define RCC_PLL4CSGR_MOD_PER_SHIFT		0
#define RCC_PLL4CSGR_TPDFN_DIS			BIT(13)
#define RCC_PLL4CSGR_RPDFN_DIS			BIT(14)
#define RCC_PLL4CSGR_SSCG_MODE			BIT(15)
#define RCC_PLL4CSGR_INC_STEP_MASK		GENMASK_32(30, 16)
#define RCC_PLL4CSGR_INC_STEP_SHIFT		16

/* RCC_MPCKSELR register fields */
#define RCC_MPCKSELR_MPUSRC_MASK		GENMASK_32(1, 0)
#define RCC_MPCKSELR_MPUSRC_SHIFT		0
#define RCC_MPCKSELR_MPUSRCRDY			BIT(31)

/* RCC_ASSCKSELR register fields */
#define RCC_ASSCKSELR_AXISSRC_MASK		GENMASK_32(2, 0)
#define RCC_ASSCKSELR_AXISSRC_SHIFT		0
#define RCC_ASSCKSELR_AXISSRCRDY		BIT(31)

/* RCC_MSSCKSELR register fields */
#define RCC_MSSCKSELR_MLAHBSSRC_MASK		GENMASK_32(1, 0)
#define RCC_MSSCKSELR_MLAHBSSRC_SHIFT		0
#define RCC_MSSCKSELR_MLAHBSSRCRDY		BIT(31)

/* RCC_CPERCKSELR register fields */
#define RCC_CPERCKSELR_CKPERSRC_MASK		GENMASK_32(1, 0)
#define RCC_CPERCKSELR_CKPERSRC_SHIFT		0

/* RCC_RTCDIVR register fields */
#define RCC_RTCDIVR_RTCDIV_MASK			GENMASK_32(5, 0)
#define RCC_RTCDIVR_RTCDIV_SHIFT		0

/* RCC_MPCKDIVR register fields */
#define RCC_MPCKDIVR_MPUDIV_MASK		GENMASK_32(3, 0)
#define RCC_MPCKDIVR_MPUDIV_SHIFT		0
#define RCC_MPCKDIVR_MPUDIVRDY			BIT(31)

/* RCC_AXIDIVR register fields */
#define RCC_AXIDIVR_AXIDIV_MASK			GENMASK_32(2, 0)
#define RCC_AXIDIVR_AXIDIV_SHIFT		0
#define RCC_AXIDIVR_AXIDIVRDY			BIT(31)

/* RCC_MLAHBDIVR register fields */
#define RCC_MLAHBDIVR_MLAHBDIV_MASK		GENMASK_32(3, 0)
#define RCC_MLAHBDIVR_MLAHBDIV_SHIFT		0
#define RCC_MLAHBDIVR_MLAHBDIVRDY		BIT(31)

/* RCC_APB1DIVR register fields */
#define RCC_APB1DIVR_APB1DIV_MASK		GENMASK_32(2, 0)
#define RCC_APB1DIVR_APB1DIV_SHIFT		0
#define RCC_APB1DIVR_APB1DIVRDY			BIT(31)

/* RCC_APB2DIVR register fields */
#define RCC_APB2DIVR_APB2DIV_MASK		GENMASK_32(2, 0)
#define RCC_APB2DIVR_APB2DIV_SHIFT		0
#define RCC_APB2DIVR_APB2DIVRDY			BIT(31)

/* RCC_APB3DIVR register fields */
#define RCC_APB3DIVR_APB3DIV_MASK		GENMASK_32(2, 0)
#define RCC_APB3DIVR_APB3DIV_SHIFT		0
#define RCC_APB3DIVR_APB3DIVRDY			BIT(31)

/* RCC_APB4DIVR register fields */
#define RCC_APB4DIVR_APB4DIV_MASK		GENMASK_32(2, 0)
#define RCC_APB4DIVR_APB4DIV_SHIFT		0
#define RCC_APB4DIVR_APB4DIVRDY			BIT(31)

/* RCC_APB5DIVR register fields */
#define RCC_APB5DIVR_APB5DIV_MASK		GENMASK_32(2, 0)
#define RCC_APB5DIVR_APB5DIV_SHIFT		0
#define RCC_APB5DIVR_APB5DIVRDY			BIT(31)

/* RCC_APB6DIVR register fields */
#define RCC_APB6DIVR_APB6DIV_MASK		GENMASK_32(2, 0)
#define RCC_APB6DIVR_APB6DIV_SHIFT		0
#define RCC_APB6DIVR_APB6DIVRDY			BIT(31)

/* RCC_TIMG1PRER register fields */
#define RCC_TIMG1PRER_TIMG1PRE			BIT(0)
#define RCC_TIMG1PRER_TIMG1PRERDY		BIT(31)

/* RCC_TIMG2PRER register fields */
#define RCC_TIMG2PRER_TIMG2PRE			BIT(0)
#define RCC_TIMG2PRER_TIMG2PRERDY		BIT(31)

/* RCC_TIMG3PRER register fields */
#define RCC_TIMG3PRER_TIMG3PRE			BIT(0)
#define RCC_TIMG3PRER_TIMG3PRERDY		BIT(31)

/* RCC_DDRITFCR register fields */
#define RCC_DDRITFCR_DDRC1EN			BIT(0)
#define RCC_DDRITFCR_DDRC1LPEN			BIT(1)
#define RCC_DDRITFCR_DDRPHYCEN			BIT(4)
#define RCC_DDRITFCR_DDRPHYCLPEN		BIT(5)
#define RCC_DDRITFCR_DDRCAPBEN			BIT(6)
#define RCC_DDRITFCR_DDRCAPBLPEN		BIT(7)
#define RCC_DDRITFCR_AXIDCGEN			BIT(8)
#define RCC_DDRITFCR_DDRPHYCAPBEN		BIT(9)
#define RCC_DDRITFCR_DDRPHYCAPBLPEN		BIT(10)
#define RCC_DDRITFCR_KERDCG_DLY_MASK		GENMASK_32(13, 11)
#define RCC_DDRITFCR_KERDCG_DLY_SHIFT		11
#define RCC_DDRITFCR_DDRCAPBRST			BIT(14)
#define RCC_DDRITFCR_DDRCAXIRST			BIT(15)
#define RCC_DDRITFCR_DDRCORERST			BIT(16)
#define RCC_DDRITFCR_DPHYAPBRST			BIT(17)
#define RCC_DDRITFCR_DPHYRST			BIT(18)
#define RCC_DDRITFCR_DPHYCTLRST			BIT(19)
#define RCC_DDRITFCR_DDRCKMOD_MASK		GENMASK_32(22, 20)
#define RCC_DDRITFCR_DDRCKMOD_SHIFT		20
#define RCC_DDRITFCR_GSKPMOD			BIT(23)
#define RCC_DDRITFCR_GSKPCTRL			BIT(24)
#define RCC_DDRITFCR_DFILP_WIDTH_MASK		GENMASK_32(27, 25)
#define RCC_DDRITFCR_DFILP_WIDTH_SHIFT		25
#define RCC_DDRITFCR_GSKP_DUR_MASK		GENMASK_32(31, 28)
#define RCC_DDRITFCR_GSKP_DUR_SHIFT		28

/* RCC_I2C12CKSELR register fields */
#define RCC_I2C12CKSELR_I2C12SRC_MASK		GENMASK_32(2, 0)
#define RCC_I2C12CKSELR_I2C12SRC_SHIFT		0

/* RCC_I2C345CKSELR register fields */
#define RCC_I2C345CKSELR_I2C3SRC_MASK		GENMASK_32(2, 0)
#define RCC_I2C345CKSELR_I2C3SRC_SHIFT		0
#define RCC_I2C345CKSELR_I2C4SRC_MASK		GENMASK_32(5, 3)
#define RCC_I2C345CKSELR_I2C4SRC_SHIFT		3
#define RCC_I2C345CKSELR_I2C5SRC_MASK		GENMASK_32(8, 6)
#define RCC_I2C345CKSELR_I2C5SRC_SHIFT		6

/* RCC_SPI2S1CKSELR register fields */
#define RCC_SPI2S1CKSELR_SPI1SRC_MASK		GENMASK_32(2, 0)
#define RCC_SPI2S1CKSELR_SPI1SRC_SHIFT		0

/* RCC_SPI2S23CKSELR register fields */
#define RCC_SPI2S23CKSELR_SPI23SRC_MASK		GENMASK_32(2, 0)
#define RCC_SPI2S23CKSELR_SPI23SRC_SHIFT	0

/* RCC_SPI45CKSELR register fields */
#define RCC_SPI45CKSELR_SPI4SRC_MASK		GENMASK_32(2, 0)
#define RCC_SPI45CKSELR_SPI4SRC_SHIFT		0
#define RCC_SPI45CKSELR_SPI5SRC_MASK		GENMASK_32(5, 3)
#define RCC_SPI45CKSELR_SPI5SRC_SHIFT		3

/* RCC_UART12CKSELR register fields */
#define RCC_UART12CKSELR_UART1SRC_MASK		GENMASK_32(2, 0)
#define RCC_UART12CKSELR_UART1SRC_SHIFT		0
#define RCC_UART12CKSELR_UART2SRC_MASK		GENMASK_32(5, 3)
#define RCC_UART12CKSELR_UART2SRC_SHIFT		3

/* RCC_UART35CKSELR register fields */
#define RCC_UART35CKSELR_UART35SRC_MASK		GENMASK_32(2, 0)
#define RCC_UART35CKSELR_UART35SRC_SHIFT	0

/* RCC_UART4CKSELR register fields */
#define RCC_UART4CKSELR_UART4SRC_MASK		GENMASK_32(2, 0)
#define RCC_UART4CKSELR_UART4SRC_SHIFT		0

/* RCC_UART6CKSELR register fields */
#define RCC_UART6CKSELR_UART6SRC_MASK		GENMASK_32(2, 0)
#define RCC_UART6CKSELR_UART6SRC_SHIFT		0

/* RCC_UART78CKSELR register fields */
#define RCC_UART78CKSELR_UART78SRC_MASK		GENMASK_32(2, 0)
#define RCC_UART78CKSELR_UART78SRC_SHIFT	0

/* RCC_LPTIM1CKSELR register fields */
#define RCC_LPTIM1CKSELR_LPTIM1SRC_MASK		GENMASK_32(2, 0)
#define RCC_LPTIM1CKSELR_LPTIM1SRC_SHIFT	0

/* RCC_LPTIM23CKSELR register fields */
#define RCC_LPTIM23CKSELR_LPTIM2SRC_MASK	GENMASK_32(2, 0)
#define RCC_LPTIM23CKSELR_LPTIM2SRC_SHIFT	0
#define RCC_LPTIM23CKSELR_LPTIM3SRC_MASK	GENMASK_32(5, 3)
#define RCC_LPTIM23CKSELR_LPTIM3SRC_SHIFT	3

/* RCC_LPTIM45CKSELR register fields */
#define RCC_LPTIM45CKSELR_LPTIM45SRC_MASK	GENMASK_32(2, 0)
#define RCC_LPTIM45CKSELR_LPTIM45SRC_SHIFT	0

/* RCC_SAI1CKSELR register fields */
#define RCC_SAI1CKSELR_SAI1SRC_MASK		GENMASK_32(2, 0)
#define RCC_SAI1CKSELR_SAI1SRC_SHIFT		0

/* RCC_SAI2CKSELR register fields */
#define RCC_SAI2CKSELR_SAI2SRC_MASK		GENMASK_32(2, 0)
#define RCC_SAI2CKSELR_SAI2SRC_SHIFT		0

/* RCC_FDCANCKSELR register fields */
#define RCC_FDCANCKSELR_FDCANSRC_MASK		GENMASK_32(1, 0)
#define RCC_FDCANCKSELR_FDCANSRC_SHIFT		0

/* RCC_SPDIFCKSELR register fields */
#define RCC_SPDIFCKSELR_SPDIFSRC_MASK		GENMASK_32(1, 0)
#define RCC_SPDIFCKSELR_SPDIFSRC_SHIFT		0

/* RCC_ADC12CKSELR register fields */
#define RCC_ADC12CKSELR_ADC1SRC_MASK		GENMASK_32(1, 0)
#define RCC_ADC12CKSELR_ADC1SRC_SHIFT		0
#define RCC_ADC12CKSELR_ADC2SRC_MASK		GENMASK_32(3, 2)
#define RCC_ADC12CKSELR_ADC2SRC_SHIFT		2

/* RCC_SDMMC12CKSELR register fields */
#define RCC_SDMMC12CKSELR_SDMMC1SRC_MASK	GENMASK_32(2, 0)
#define RCC_SDMMC12CKSELR_SDMMC1SRC_SHIFT	0
#define RCC_SDMMC12CKSELR_SDMMC2SRC_MASK	GENMASK_32(5, 3)
#define RCC_SDMMC12CKSELR_SDMMC2SRC_SHIFT	3

/* RCC_ETH12CKSELR register fields */
#define RCC_ETH12CKSELR_ETH1SRC_MASK		GENMASK_32(1, 0)
#define RCC_ETH12CKSELR_ETH1SRC_SHIFT		0
#define RCC_ETH12CKSELR_ETH1PTPDIV_MASK		GENMASK_32(7, 4)
#define RCC_ETH12CKSELR_ETH1PTPDIV_SHIFT	4
#define RCC_ETH12CKSELR_ETH2SRC_MASK		GENMASK_32(9, 8)
#define RCC_ETH12CKSELR_ETH2SRC_SHIFT		8
#define RCC_ETH12CKSELR_ETH2PTPDIV_MASK		GENMASK_32(15, 12)
#define RCC_ETH12CKSELR_ETH2PTPDIV_SHIFT	12

/* RCC_USBCKSELR register fields */
#define RCC_USBCKSELR_USBPHYSRC_MASK		GENMASK_32(1, 0)
#define RCC_USBCKSELR_USBPHYSRC_SHIFT		0
#define RCC_USBCKSELR_USBOSRC			BIT(4)

/* RCC_QSPICKSELR register fields */
#define RCC_QSPICKSELR_QSPISRC_MASK		GENMASK_32(1, 0)
#define RCC_QSPICKSELR_QSPISRC_SHIFT		0

/* RCC_FMCCKSELR register fields */
#define RCC_FMCCKSELR_FMCSRC_MASK		GENMASK_32(1, 0)
#define RCC_FMCCKSELR_FMCSRC_SHIFT		0

/* RCC_RNG1CKSELR register fields */
#define RCC_RNG1CKSELR_RNG1SRC_MASK		GENMASK_32(1, 0)
#define RCC_RNG1CKSELR_RNG1SRC_SHIFT		0

/* RCC_STGENCKSELR register fields */
#define RCC_STGENCKSELR_STGENSRC_MASK		GENMASK_32(1, 0)
#define RCC_STGENCKSELR_STGENSRC_SHIFT		0

/* RCC_DCMIPPCKSELR register fields */
#define RCC_DCMIPPCKSELR_DCMIPPSRC_MASK		GENMASK_32(1, 0)
#define RCC_DCMIPPCKSELR_DCMIPPSRC_SHIFT	0

/* RCC_SAESCKSELR register fields */
#define RCC_SAESCKSELR_SAESSRC_MASK		GENMASK_32(1, 0)
#define RCC_SAESCKSELR_SAESSRC_SHIFT		0

/* RCC_APB1RSTSETR register fields */
#define RCC_APB1RSTSETR_TIM2RST			BIT(0)
#define RCC_APB1RSTSETR_TIM3RST			BIT(1)
#define RCC_APB1RSTSETR_TIM4RST			BIT(2)
#define RCC_APB1RSTSETR_TIM5RST			BIT(3)
#define RCC_APB1RSTSETR_TIM6RST			BIT(4)
#define RCC_APB1RSTSETR_TIM7RST			BIT(5)
#define RCC_APB1RSTSETR_LPTIM1RST		BIT(9)
#define RCC_APB1RSTSETR_SPI2RST			BIT(11)
#define RCC_APB1RSTSETR_SPI3RST			BIT(12)
#define RCC_APB1RSTSETR_USART3RST		BIT(15)
#define RCC_APB1RSTSETR_UART4RST		BIT(16)
#define RCC_APB1RSTSETR_UART5RST		BIT(17)
#define RCC_APB1RSTSETR_UART7RST		BIT(18)
#define RCC_APB1RSTSETR_UART8RST		BIT(19)
#define RCC_APB1RSTSETR_I2C1RST			BIT(21)
#define RCC_APB1RSTSETR_I2C2RST			BIT(22)
#define RCC_APB1RSTSETR_SPDIFRST		BIT(26)

/* RCC_APB1RSTCLRR register fields */
#define RCC_APB1RSTCLRR_TIM2RST			BIT(0)
#define RCC_APB1RSTCLRR_TIM3RST			BIT(1)
#define RCC_APB1RSTCLRR_TIM4RST			BIT(2)
#define RCC_APB1RSTCLRR_TIM5RST			BIT(3)
#define RCC_APB1RSTCLRR_TIM6RST			BIT(4)
#define RCC_APB1RSTCLRR_TIM7RST			BIT(5)
#define RCC_APB1RSTCLRR_LPTIM1RST		BIT(9)
#define RCC_APB1RSTCLRR_SPI2RST			BIT(11)
#define RCC_APB1RSTCLRR_SPI3RST			BIT(12)
#define RCC_APB1RSTCLRR_USART3RST		BIT(15)
#define RCC_APB1RSTCLRR_UART4RST		BIT(16)
#define RCC_APB1RSTCLRR_UART5RST		BIT(17)
#define RCC_APB1RSTCLRR_UART7RST		BIT(18)
#define RCC_APB1RSTCLRR_UART8RST		BIT(19)
#define RCC_APB1RSTCLRR_I2C1RST			BIT(21)
#define RCC_APB1RSTCLRR_I2C2RST			BIT(22)
#define RCC_APB1RSTCLRR_SPDIFRST		BIT(26)

/* RCC_APB2RSTSETR register fields */
#define RCC_APB2RSTSETR_TIM1RST			BIT(0)
#define RCC_APB2RSTSETR_TIM8RST			BIT(1)
#define RCC_APB2RSTSETR_SPI1RST			BIT(8)
#define RCC_APB2RSTSETR_USART6RST		BIT(13)
#define RCC_APB2RSTSETR_SAI1RST			BIT(16)
#define RCC_APB2RSTSETR_SAI2RST			BIT(17)
#define RCC_APB2RSTSETR_DFSDMRST		BIT(20)
#define RCC_APB2RSTSETR_FDCANRST		BIT(24)

/* RCC_APB2RSTCLRR register fields */
#define RCC_APB2RSTCLRR_TIM1RST			BIT(0)
#define RCC_APB2RSTCLRR_TIM8RST			BIT(1)
#define RCC_APB2RSTCLRR_SPI1RST			BIT(8)
#define RCC_APB2RSTCLRR_USART6RST		BIT(13)
#define RCC_APB2RSTCLRR_SAI1RST			BIT(16)
#define RCC_APB2RSTCLRR_SAI2RST			BIT(17)
#define RCC_APB2RSTCLRR_DFSDMRST		BIT(20)
#define RCC_APB2RSTCLRR_FDCANRST		BIT(24)

/* RCC_APB3RSTSETR register fields */
#define RCC_APB3RSTSETR_LPTIM2RST		BIT(0)
#define RCC_APB3RSTSETR_LPTIM3RST		BIT(1)
#define RCC_APB3RSTSETR_LPTIM4RST		BIT(2)
#define RCC_APB3RSTSETR_LPTIM5RST		BIT(3)
#define RCC_APB3RSTSETR_SYSCFGRST		BIT(11)
#define RCC_APB3RSTSETR_VREFRST			BIT(13)
#define RCC_APB3RSTSETR_DTSRST			BIT(16)
#define RCC_APB3RSTSETR_PMBCTRLRST		BIT(17)

/* RCC_APB3RSTCLRR register fields */
#define RCC_APB3RSTCLRR_LPTIM2RST		BIT(0)
#define RCC_APB3RSTCLRR_LPTIM3RST		BIT(1)
#define RCC_APB3RSTCLRR_LPTIM4RST		BIT(2)
#define RCC_APB3RSTCLRR_LPTIM5RST		BIT(3)
#define RCC_APB3RSTCLRR_SYSCFGRST		BIT(11)
#define RCC_APB3RSTCLRR_VREFRST			BIT(13)
#define RCC_APB3RSTCLRR_DTSRST			BIT(16)
#define RCC_APB3RSTCLRR_PMBCTRLRST		BIT(17)

/* RCC_APB4RSTSETR register fields */
#define RCC_APB4RSTSETR_LTDCRST			BIT(0)
#define RCC_APB4RSTSETR_DCMIPPRST		BIT(1)
#define RCC_APB4RSTSETR_DDRPERFMRST		BIT(8)
#define RCC_APB4RSTSETR_USBPHYRST		BIT(16)

/* RCC_APB4RSTCLRR register fields */
#define RCC_APB4RSTCLRR_LTDCRST			BIT(0)
#define RCC_APB4RSTCLRR_DCMIPPRST		BIT(1)
#define RCC_APB4RSTCLRR_DDRPERFMRST		BIT(8)
#define RCC_APB4RSTCLRR_USBPHYRST		BIT(16)

/* RCC_APB5RSTSETR register fields */
#define RCC_APB5RSTSETR_STGENRST		BIT(20)

/* RCC_APB5RSTCLRR register fields */
#define RCC_APB5RSTCLRR_STGENRST		BIT(20)

/* RCC_APB6RSTSETR register fields */
#define RCC_APB6RSTSETR_USART1RST		BIT(0)
#define RCC_APB6RSTSETR_USART2RST		BIT(1)
#define RCC_APB6RSTSETR_SPI4RST			BIT(2)
#define RCC_APB6RSTSETR_SPI5RST			BIT(3)
#define RCC_APB6RSTSETR_I2C3RST			BIT(4)
#define RCC_APB6RSTSETR_I2C4RST			BIT(5)
#define RCC_APB6RSTSETR_I2C5RST			BIT(6)
#define RCC_APB6RSTSETR_TIM12RST		BIT(7)
#define RCC_APB6RSTSETR_TIM13RST		BIT(8)
#define RCC_APB6RSTSETR_TIM14RST		BIT(9)
#define RCC_APB6RSTSETR_TIM15RST		BIT(10)
#define RCC_APB6RSTSETR_TIM16RST		BIT(11)
#define RCC_APB6RSTSETR_TIM17RST		BIT(12)

/* RCC_APB6RSTCLRR register fields */
#define RCC_APB6RSTCLRR_USART1RST		BIT(0)
#define RCC_APB6RSTCLRR_USART2RST		BIT(1)
#define RCC_APB6RSTCLRR_SPI4RST			BIT(2)
#define RCC_APB6RSTCLRR_SPI5RST			BIT(3)
#define RCC_APB6RSTCLRR_I2C3RST			BIT(4)
#define RCC_APB6RSTCLRR_I2C4RST			BIT(5)
#define RCC_APB6RSTCLRR_I2C5RST			BIT(6)
#define RCC_APB6RSTCLRR_TIM12RST		BIT(7)
#define RCC_APB6RSTCLRR_TIM13RST		BIT(8)
#define RCC_APB6RSTCLRR_TIM14RST		BIT(9)
#define RCC_APB6RSTCLRR_TIM15RST		BIT(10)
#define RCC_APB6RSTCLRR_TIM16RST		BIT(11)
#define RCC_APB6RSTCLRR_TIM17RST		BIT(12)

/* RCC_AHB2RSTSETR register fields */
#define RCC_AHB2RSTSETR_DMA1RST			BIT(0)
#define RCC_AHB2RSTSETR_DMA2RST			BIT(1)
#define RCC_AHB2RSTSETR_DMAMUX1RST		BIT(2)
#define RCC_AHB2RSTSETR_DMA3RST			BIT(3)
#define RCC_AHB2RSTSETR_DMAMUX2RST		BIT(4)
#define RCC_AHB2RSTSETR_ADC1RST			BIT(5)
#define RCC_AHB2RSTSETR_ADC2RST			BIT(6)
#define RCC_AHB2RSTSETR_USBORST			BIT(8)

/* RCC_AHB2RSTCLRR register fields */
#define RCC_AHB2RSTCLRR_DMA1RST			BIT(0)
#define RCC_AHB2RSTCLRR_DMA2RST			BIT(1)
#define RCC_AHB2RSTCLRR_DMAMUX1RST		BIT(2)
#define RCC_AHB2RSTCLRR_DMA3RST			BIT(3)
#define RCC_AHB2RSTCLRR_DMAMUX2RST		BIT(4)
#define RCC_AHB2RSTCLRR_ADC1RST			BIT(5)
#define RCC_AHB2RSTCLRR_ADC2RST			BIT(6)
#define RCC_AHB2RSTCLRR_USBORST			BIT(8)

/* RCC_AHB4RSTSETR register fields */
#define RCC_AHB4RSTSETR_GPIOARST		BIT(0)
#define RCC_AHB4RSTSETR_GPIOBRST		BIT(1)
#define RCC_AHB4RSTSETR_GPIOCRST		BIT(2)
#define RCC_AHB4RSTSETR_GPIODRST		BIT(3)
#define RCC_AHB4RSTSETR_GPIOERST		BIT(4)
#define RCC_AHB4RSTSETR_GPIOFRST		BIT(5)
#define RCC_AHB4RSTSETR_GPIOGRST		BIT(6)
#define RCC_AHB4RSTSETR_GPIOHRST		BIT(7)
#define RCC_AHB4RSTSETR_GPIOIRST		BIT(8)
#define RCC_AHB4RSTSETR_TSCRST			BIT(15)

/* RCC_AHB4RSTCLRR register fields */
#define RCC_AHB4RSTCLRR_GPIOARST		BIT(0)
#define RCC_AHB4RSTCLRR_GPIOBRST		BIT(1)
#define RCC_AHB4RSTCLRR_GPIOCRST		BIT(2)
#define RCC_AHB4RSTCLRR_GPIODRST		BIT(3)
#define RCC_AHB4RSTCLRR_GPIOERST		BIT(4)
#define RCC_AHB4RSTCLRR_GPIOFRST		BIT(5)
#define RCC_AHB4RSTCLRR_GPIOGRST		BIT(6)
#define RCC_AHB4RSTCLRR_GPIOHRST		BIT(7)
#define RCC_AHB4RSTCLRR_GPIOIRST		BIT(8)
#define RCC_AHB4RSTCLRR_TSCRST			BIT(15)

/* RCC_AHB5RSTSETR register fields */
#define RCC_AHB5RSTSETR_PKARST			BIT(2)
#define RCC_AHB5RSTSETR_SAESRST			BIT(3)
#define RCC_AHB5RSTSETR_CRYP1RST		BIT(4)
#define RCC_AHB5RSTSETR_HASH1RST		BIT(5)
#define RCC_AHB5RSTSETR_RNG1RST			BIT(6)
#define RCC_AHB5RSTSETR_AXIMCRST		BIT(16)

/* RCC_AHB5RSTCLRR register fields */
#define RCC_AHB5RSTCLRR_PKARST			BIT(2)
#define RCC_AHB5RSTCLRR_SAESRST			BIT(3)
#define RCC_AHB5RSTCLRR_CRYP1RST		BIT(4)
#define RCC_AHB5RSTCLRR_HASH1RST		BIT(5)
#define RCC_AHB5RSTCLRR_RNG1RST			BIT(6)
#define RCC_AHB5RSTCLRR_AXIMCRST		BIT(16)

/* RCC_AHB6RSTSETR register fields */
#define RCC_AHB6RSTSETR_MDMARST			BIT(0)
#define RCC_AHB6RSTSETR_MCERST			BIT(1)
#define RCC_AHB6RSTSETR_ETH1MACRST		BIT(10)
#define RCC_AHB6RSTSETR_FMCRST			BIT(12)
#define RCC_AHB6RSTSETR_QSPIRST			BIT(14)
#define RCC_AHB6RSTSETR_SDMMC1RST		BIT(16)
#define RCC_AHB6RSTSETR_SDMMC2RST		BIT(17)
#define RCC_AHB6RSTSETR_CRC1RST			BIT(20)
#define RCC_AHB6RSTSETR_USBHRST			BIT(24)
#define RCC_AHB6RSTSETR_ETH2MACRST		BIT(30)

/* RCC_AHB6RSTCLRR register fields */
#define RCC_AHB6RSTCLRR_MDMARST			BIT(0)
#define RCC_AHB6RSTCLRR_MCERST			BIT(1)
#define RCC_AHB6RSTCLRR_ETH1MACRST		BIT(10)
#define RCC_AHB6RSTCLRR_FMCRST			BIT(12)
#define RCC_AHB6RSTCLRR_QSPIRST			BIT(14)
#define RCC_AHB6RSTCLRR_SDMMC1RST		BIT(16)
#define RCC_AHB6RSTCLRR_SDMMC2RST		BIT(17)
#define RCC_AHB6RSTCLRR_CRC1RST			BIT(20)
#define RCC_AHB6RSTCLRR_USBHRST			BIT(24)
#define RCC_AHB6RSTCLRR_ETH2MACRST		BIT(30)

/* RCC_MP_APB1ENSETR register fields */
#define RCC_MP_APB1ENSETR_TIM2EN		BIT(0)
#define RCC_MP_APB1ENSETR_TIM3EN		BIT(1)
#define RCC_MP_APB1ENSETR_TIM4EN		BIT(2)
#define RCC_MP_APB1ENSETR_TIM5EN		BIT(3)
#define RCC_MP_APB1ENSETR_TIM6EN		BIT(4)
#define RCC_MP_APB1ENSETR_TIM7EN		BIT(5)
#define RCC_MP_APB1ENSETR_LPTIM1EN		BIT(9)
#define RCC_MP_APB1ENSETR_SPI2EN		BIT(11)
#define RCC_MP_APB1ENSETR_SPI3EN		BIT(12)
#define RCC_MP_APB1ENSETR_USART3EN		BIT(15)
#define RCC_MP_APB1ENSETR_UART4EN		BIT(16)
#define RCC_MP_APB1ENSETR_UART5EN		BIT(17)
#define RCC_MP_APB1ENSETR_UART7EN		BIT(18)
#define RCC_MP_APB1ENSETR_UART8EN		BIT(19)
#define RCC_MP_APB1ENSETR_I2C1EN		BIT(21)
#define RCC_MP_APB1ENSETR_I2C2EN		BIT(22)
#define RCC_MP_APB1ENSETR_SPDIFEN		BIT(26)

/* RCC_MP_APB1ENCLRR register fields */
#define RCC_MP_APB1ENCLRR_TIM2EN		BIT(0)
#define RCC_MP_APB1ENCLRR_TIM3EN		BIT(1)
#define RCC_MP_APB1ENCLRR_TIM4EN		BIT(2)
#define RCC_MP_APB1ENCLRR_TIM5EN		BIT(3)
#define RCC_MP_APB1ENCLRR_TIM6EN		BIT(4)
#define RCC_MP_APB1ENCLRR_TIM7EN		BIT(5)
#define RCC_MP_APB1ENCLRR_LPTIM1EN		BIT(9)
#define RCC_MP_APB1ENCLRR_SPI2EN		BIT(11)
#define RCC_MP_APB1ENCLRR_SPI3EN		BIT(12)
#define RCC_MP_APB1ENCLRR_USART3EN		BIT(15)
#define RCC_MP_APB1ENCLRR_UART4EN		BIT(16)
#define RCC_MP_APB1ENCLRR_UART5EN		BIT(17)
#define RCC_MP_APB1ENCLRR_UART7EN		BIT(18)
#define RCC_MP_APB1ENCLRR_UART8EN		BIT(19)
#define RCC_MP_APB1ENCLRR_I2C1EN		BIT(21)
#define RCC_MP_APB1ENCLRR_I2C2EN		BIT(22)
#define RCC_MP_APB1ENCLRR_SPDIFEN		BIT(26)

/* RCC_MP_APB2ENSETR register fields */
#define RCC_MP_APB2ENSETR_TIM1EN		BIT(0)
#define RCC_MP_APB2ENSETR_TIM8EN		BIT(1)
#define RCC_MP_APB2ENSETR_SPI1EN		BIT(8)
#define RCC_MP_APB2ENSETR_USART6EN		BIT(13)
#define RCC_MP_APB2ENSETR_SAI1EN		BIT(16)
#define RCC_MP_APB2ENSETR_SAI2EN		BIT(17)
#define RCC_MP_APB2ENSETR_DFSDMEN		BIT(20)
#define RCC_MP_APB2ENSETR_ADFSDMEN		BIT(21)
#define RCC_MP_APB2ENSETR_FDCANEN		BIT(24)

/* RCC_MP_APB2ENCLRR register fields */
#define RCC_MP_APB2ENCLRR_TIM1EN		BIT(0)
#define RCC_MP_APB2ENCLRR_TIM8EN		BIT(1)
#define RCC_MP_APB2ENCLRR_SPI1EN		BIT(8)
#define RCC_MP_APB2ENCLRR_USART6EN		BIT(13)
#define RCC_MP_APB2ENCLRR_SAI1EN		BIT(16)
#define RCC_MP_APB2ENCLRR_SAI2EN		BIT(17)
#define RCC_MP_APB2ENCLRR_DFSDMEN		BIT(20)
#define RCC_MP_APB2ENCLRR_ADFSDMEN		BIT(21)
#define RCC_MP_APB2ENCLRR_FDCANEN		BIT(24)

/* RCC_MP_APB3ENSETR register fields */
#define RCC_MP_APB3ENSETR_LPTIM2EN		BIT(0)
#define RCC_MP_APB3ENSETR_LPTIM3EN		BIT(1)
#define RCC_MP_APB3ENSETR_LPTIM4EN		BIT(2)
#define RCC_MP_APB3ENSETR_LPTIM5EN		BIT(3)
#define RCC_MP_APB3ENSETR_VREFEN		BIT(13)
#define RCC_MP_APB3ENSETR_DTSEN			BIT(16)
#define RCC_MP_APB3ENSETR_PMBCTRLEN		BIT(17)
#define RCC_MP_APB3ENSETR_HDPEN			BIT(20)

/* RCC_MP_APB3ENCLRR register fields */
#define RCC_MP_APB3ENCLRR_LPTIM2EN		BIT(0)
#define RCC_MP_APB3ENCLRR_LPTIM3EN		BIT(1)
#define RCC_MP_APB3ENCLRR_LPTIM4EN		BIT(2)
#define RCC_MP_APB3ENCLRR_LPTIM5EN		BIT(3)
#define RCC_MP_APB3ENCLRR_VREFEN		BIT(13)
#define RCC_MP_APB3ENCLRR_DTSEN			BIT(16)
#define RCC_MP_APB3ENCLRR_PMBCTRLEN		BIT(17)
#define RCC_MP_APB3ENCLRR_HDPEN			BIT(20)

/* RCC_MP_S_APB3ENSETR register fields */
#define RCC_MP_S_APB3ENSETR_SYSCFGEN		BIT(0)

/* RCC_MP_S_APB3ENCLRR register fields */
#define RCC_MP_S_APB3ENCLRR_SYSCFGEN		BIT(0)

/* RCC_MP_NS_APB3ENSETR register fields */
#define RCC_MP_NS_APB3ENSETR_SYSCFGEN		BIT(0)

/* RCC_MP_NS_APB3ENCLRR register fields */
#define RCC_MP_NS_APB3ENCLRR_SYSCFGEN		BIT(0)

/* RCC_MP_APB4ENSETR register fields */
#define RCC_MP_APB4ENSETR_DCMIPPEN		BIT(1)
#define RCC_MP_APB4ENSETR_DDRPERFMEN		BIT(8)
#define RCC_MP_APB4ENSETR_IWDG2APBEN		BIT(15)
#define RCC_MP_APB4ENSETR_USBPHYEN		BIT(16)
#define RCC_MP_APB4ENSETR_STGENROEN		BIT(20)

/* RCC_MP_APB4ENCLRR register fields */
#define RCC_MP_APB4ENCLRR_DCMIPPEN		BIT(1)
#define RCC_MP_APB4ENCLRR_DDRPERFMEN		BIT(8)
#define RCC_MP_APB4ENCLRR_IWDG2APBEN		BIT(15)
#define RCC_MP_APB4ENCLRR_USBPHYEN		BIT(16)
#define RCC_MP_APB4ENCLRR_STGENROEN		BIT(20)

/* RCC_MP_S_APB4ENSETR register fields */
#define RCC_MP_S_APB4ENSETR_LTDCEN		BIT(0)

/* RCC_MP_S_APB4ENCLRR register fields */
#define RCC_MP_S_APB4ENCLRR_LTDCEN		BIT(0)

/* RCC_MP_NS_APB4ENSETR register fields */
#define RCC_MP_NS_APB4ENSETR_LTDCEN		BIT(0)

/* RCC_MP_NS_APB4ENCLRR register fields */
#define RCC_MP_NS_APB4ENCLRR_LTDCEN		BIT(0)

/* RCC_MP_APB5ENSETR register fields */
#define RCC_MP_APB5ENSETR_RTCAPBEN		BIT(8)
#define RCC_MP_APB5ENSETR_TZCEN			BIT(11)
#define RCC_MP_APB5ENSETR_ETZPCEN		BIT(13)
#define RCC_MP_APB5ENSETR_IWDG1APBEN		BIT(15)
#define RCC_MP_APB5ENSETR_BSECEN		BIT(16)
#define RCC_MP_APB5ENSETR_STGENCEN		BIT(20)

/* RCC_MP_APB5ENCLRR register fields */
#define RCC_MP_APB5ENCLRR_RTCAPBEN		BIT(8)
#define RCC_MP_APB5ENCLRR_TZCEN			BIT(11)
#define RCC_MP_APB5ENCLRR_ETZPCEN		BIT(13)
#define RCC_MP_APB5ENCLRR_IWDG1APBEN		BIT(15)
#define RCC_MP_APB5ENCLRR_BSECEN		BIT(16)
#define RCC_MP_APB5ENCLRR_STGENCEN		BIT(20)

/* RCC_MP_APB6ENSETR register fields */
#define RCC_MP_APB6ENSETR_USART1EN		BIT(0)
#define RCC_MP_APB6ENSETR_USART2EN		BIT(1)
#define RCC_MP_APB6ENSETR_SPI4EN		BIT(2)
#define RCC_MP_APB6ENSETR_SPI5EN		BIT(3)
#define RCC_MP_APB6ENSETR_I2C3EN		BIT(4)
#define RCC_MP_APB6ENSETR_I2C4EN		BIT(5)
#define RCC_MP_APB6ENSETR_I2C5EN		BIT(6)
#define RCC_MP_APB6ENSETR_TIM12EN		BIT(7)
#define RCC_MP_APB6ENSETR_TIM13EN		BIT(8)
#define RCC_MP_APB6ENSETR_TIM14EN		BIT(9)
#define RCC_MP_APB6ENSETR_TIM15EN		BIT(10)
#define RCC_MP_APB6ENSETR_TIM16EN		BIT(11)
#define RCC_MP_APB6ENSETR_TIM17EN		BIT(12)

/* RCC_MP_APB6ENCLRR register fields */
#define RCC_MP_APB6ENCLRR_USART1EN		BIT(0)
#define RCC_MP_APB6ENCLRR_USART2EN		BIT(1)
#define RCC_MP_APB6ENCLRR_SPI4EN		BIT(2)
#define RCC_MP_APB6ENCLRR_SPI5EN		BIT(3)
#define RCC_MP_APB6ENCLRR_I2C3EN		BIT(4)
#define RCC_MP_APB6ENCLRR_I2C4EN		BIT(5)
#define RCC_MP_APB6ENCLRR_I2C5EN		BIT(6)
#define RCC_MP_APB6ENCLRR_TIM12EN		BIT(7)
#define RCC_MP_APB6ENCLRR_TIM13EN		BIT(8)
#define RCC_MP_APB6ENCLRR_TIM14EN		BIT(9)
#define RCC_MP_APB6ENCLRR_TIM15EN		BIT(10)
#define RCC_MP_APB6ENCLRR_TIM16EN		BIT(11)
#define RCC_MP_APB6ENCLRR_TIM17EN		BIT(12)

/* RCC_MP_AHB2ENSETR register fields */
#define RCC_MP_AHB2ENSETR_DMA1EN		BIT(0)
#define RCC_MP_AHB2ENSETR_DMA2EN		BIT(1)
#define RCC_MP_AHB2ENSETR_DMAMUX1EN		BIT(2)
#define RCC_MP_AHB2ENSETR_DMA3EN		BIT(3)
#define RCC_MP_AHB2ENSETR_DMAMUX2EN		BIT(4)
#define RCC_MP_AHB2ENSETR_ADC1EN		BIT(5)
#define RCC_MP_AHB2ENSETR_ADC2EN		BIT(6)
#define RCC_MP_AHB2ENSETR_USBOEN		BIT(8)

/* RCC_MP_AHB2ENCLRR register fields */
#define RCC_MP_AHB2ENCLRR_DMA1EN		BIT(0)
#define RCC_MP_AHB2ENCLRR_DMA2EN		BIT(1)
#define RCC_MP_AHB2ENCLRR_DMAMUX1EN		BIT(2)
#define RCC_MP_AHB2ENCLRR_DMA3EN		BIT(3)
#define RCC_MP_AHB2ENCLRR_DMAMUX2EN		BIT(4)
#define RCC_MP_AHB2ENCLRR_ADC1EN		BIT(5)
#define RCC_MP_AHB2ENCLRR_ADC2EN		BIT(6)
#define RCC_MP_AHB2ENCLRR_USBOEN		BIT(8)

/* RCC_MP_AHB4ENSETR register fields */
#define RCC_MP_AHB4ENSETR_TSCEN			BIT(15)

/* RCC_MP_AHB4ENCLRR register fields */
#define RCC_MP_AHB4ENCLRR_TSCEN			BIT(15)

/* RCC_MP_S_AHB4ENSETR register fields */
#define RCC_MP_S_AHB4ENSETR_GPIOAEN		BIT(0)
#define RCC_MP_S_AHB4ENSETR_GPIOBEN		BIT(1)
#define RCC_MP_S_AHB4ENSETR_GPIOCEN		BIT(2)
#define RCC_MP_S_AHB4ENSETR_GPIODEN		BIT(3)
#define RCC_MP_S_AHB4ENSETR_GPIOEEN		BIT(4)
#define RCC_MP_S_AHB4ENSETR_GPIOFEN		BIT(5)
#define RCC_MP_S_AHB4ENSETR_GPIOGEN		BIT(6)
#define RCC_MP_S_AHB4ENSETR_GPIOHEN		BIT(7)
#define RCC_MP_S_AHB4ENSETR_GPIOIEN		BIT(8)

/* RCC_MP_S_AHB4ENCLRR register fields */
#define RCC_MP_S_AHB4ENCLRR_GPIOAEN		BIT(0)
#define RCC_MP_S_AHB4ENCLRR_GPIOBEN		BIT(1)
#define RCC_MP_S_AHB4ENCLRR_GPIOCEN		BIT(2)
#define RCC_MP_S_AHB4ENCLRR_GPIODEN		BIT(3)
#define RCC_MP_S_AHB4ENCLRR_GPIOEEN		BIT(4)
#define RCC_MP_S_AHB4ENCLRR_GPIOFEN		BIT(5)
#define RCC_MP_S_AHB4ENCLRR_GPIOGEN		BIT(6)
#define RCC_MP_S_AHB4ENCLRR_GPIOHEN		BIT(7)
#define RCC_MP_S_AHB4ENCLRR_GPIOIEN		BIT(8)

/* RCC_MP_NS_AHB4ENSETR register fields */
#define RCC_MP_NS_AHB4ENSETR_GPIOAEN		BIT(0)
#define RCC_MP_NS_AHB4ENSETR_GPIOBEN		BIT(1)
#define RCC_MP_NS_AHB4ENSETR_GPIOCEN		BIT(2)
#define RCC_MP_NS_AHB4ENSETR_GPIODEN		BIT(3)
#define RCC_MP_NS_AHB4ENSETR_GPIOEEN		BIT(4)
#define RCC_MP_NS_AHB4ENSETR_GPIOFEN		BIT(5)
#define RCC_MP_NS_AHB4ENSETR_GPIOGEN		BIT(6)
#define RCC_MP_NS_AHB4ENSETR_GPIOHEN		BIT(7)
#define RCC_MP_NS_AHB4ENSETR_GPIOIEN		BIT(8)

/* RCC_MP_NS_AHB4ENCLRR register fields */
#define RCC_MP_NS_AHB4ENCLRR_GPIOAEN		BIT(0)
#define RCC_MP_NS_AHB4ENCLRR_GPIOBEN		BIT(1)
#define RCC_MP_NS_AHB4ENCLRR_GPIOCEN		BIT(2)
#define RCC_MP_NS_AHB4ENCLRR_GPIODEN		BIT(3)
#define RCC_MP_NS_AHB4ENCLRR_GPIOEEN		BIT(4)
#define RCC_MP_NS_AHB4ENCLRR_GPIOFEN		BIT(5)
#define RCC_MP_NS_AHB4ENCLRR_GPIOGEN		BIT(6)
#define RCC_MP_NS_AHB4ENCLRR_GPIOHEN		BIT(7)
#define RCC_MP_NS_AHB4ENCLRR_GPIOIEN		BIT(8)

/* RCC_MP_AHB5ENSETR register fields */
#define RCC_MP_AHB5ENSETR_PKAEN			BIT(2)
#define RCC_MP_AHB5ENSETR_SAESEN		BIT(3)
#define RCC_MP_AHB5ENSETR_CRYP1EN		BIT(4)
#define RCC_MP_AHB5ENSETR_HASH1EN		BIT(5)
#define RCC_MP_AHB5ENSETR_RNG1EN		BIT(6)
#define RCC_MP_AHB5ENSETR_BKPSRAMEN		BIT(8)
#define RCC_MP_AHB5ENSETR_AXIMCEN		BIT(16)

/* RCC_MP_AHB5ENCLRR register fields */
#define RCC_MP_AHB5ENCLRR_PKAEN			BIT(2)
#define RCC_MP_AHB5ENCLRR_SAESEN		BIT(3)
#define RCC_MP_AHB5ENCLRR_CRYP1EN		BIT(4)
#define RCC_MP_AHB5ENCLRR_HASH1EN		BIT(5)
#define RCC_MP_AHB5ENCLRR_RNG1EN		BIT(6)
#define RCC_MP_AHB5ENCLRR_BKPSRAMEN		BIT(8)
#define RCC_MP_AHB5ENCLRR_AXIMCEN		BIT(16)

/* RCC_MP_AHB6ENSETR register fields */
#define RCC_MP_AHB6ENSETR_MCEEN			BIT(1)
#define RCC_MP_AHB6ENSETR_ETH1CKEN		BIT(7)
#define RCC_MP_AHB6ENSETR_ETH1TXEN		BIT(8)
#define RCC_MP_AHB6ENSETR_ETH1RXEN		BIT(9)
#define RCC_MP_AHB6ENSETR_ETH1MACEN		BIT(10)
#define RCC_MP_AHB6ENSETR_FMCEN			BIT(12)
#define RCC_MP_AHB6ENSETR_QSPIEN		BIT(14)
#define RCC_MP_AHB6ENSETR_SDMMC1EN		BIT(16)
#define RCC_MP_AHB6ENSETR_SDMMC2EN		BIT(17)
#define RCC_MP_AHB6ENSETR_CRC1EN		BIT(20)
#define RCC_MP_AHB6ENSETR_USBHEN		BIT(24)
#define RCC_MP_AHB6ENSETR_ETH2CKEN		BIT(27)
#define RCC_MP_AHB6ENSETR_ETH2TXEN		BIT(28)
#define RCC_MP_AHB6ENSETR_ETH2RXEN		BIT(29)
#define RCC_MP_AHB6ENSETR_ETH2MACEN		BIT(30)

/* RCC_MP_AHB6ENCLRR register fields */
#define RCC_MP_AHB6ENCLRR_MCEEN			BIT(1)
#define RCC_MP_AHB6ENCLRR_ETH1CKEN		BIT(7)
#define RCC_MP_AHB6ENCLRR_ETH1TXEN		BIT(8)
#define RCC_MP_AHB6ENCLRR_ETH1RXEN		BIT(9)
#define RCC_MP_AHB6ENCLRR_ETH1MACEN		BIT(10)
#define RCC_MP_AHB6ENCLRR_FMCEN			BIT(12)
#define RCC_MP_AHB6ENCLRR_QSPIEN		BIT(14)
#define RCC_MP_AHB6ENCLRR_SDMMC1EN		BIT(16)
#define RCC_MP_AHB6ENCLRR_SDMMC2EN		BIT(17)
#define RCC_MP_AHB6ENCLRR_CRC1EN		BIT(20)
#define RCC_MP_AHB6ENCLRR_USBHEN		BIT(24)
#define RCC_MP_AHB6ENCLRR_ETH2CKEN		BIT(27)
#define RCC_MP_AHB6ENCLRR_ETH2TXEN		BIT(28)
#define RCC_MP_AHB6ENCLRR_ETH2RXEN		BIT(29)
#define RCC_MP_AHB6ENCLRR_ETH2MACEN		BIT(30)

/* RCC_MP_S_AHB6ENSETR register fields */
#define RCC_MP_S_AHB6ENSETR_MDMAEN		BIT(0)

/* RCC_MP_S_AHB6ENCLRR register fields */
#define RCC_MP_S_AHB6ENCLRR_MDMAEN		BIT(0)

/* RCC_MP_NS_AHB6ENSETR register fields */
#define RCC_MP_NS_AHB6ENSETR_MDMAEN		BIT(0)

/* RCC_MP_NS_AHB6ENCLRR register fields */
#define RCC_MP_NS_AHB6ENCLRR_MDMAEN		BIT(0)

/* RCC_MP_APB1LPENSETR register fields */
#define RCC_MP_APB1LPENSETR_TIM2LPEN		BIT(0)
#define RCC_MP_APB1LPENSETR_TIM3LPEN		BIT(1)
#define RCC_MP_APB1LPENSETR_TIM4LPEN		BIT(2)
#define RCC_MP_APB1LPENSETR_TIM5LPEN		BIT(3)
#define RCC_MP_APB1LPENSETR_TIM6LPEN		BIT(4)
#define RCC_MP_APB1LPENSETR_TIM7LPEN		BIT(5)
#define RCC_MP_APB1LPENSETR_LPTIM1LPEN		BIT(9)
#define RCC_MP_APB1LPENSETR_SPI2LPEN		BIT(11)
#define RCC_MP_APB1LPENSETR_SPI3LPEN		BIT(12)
#define RCC_MP_APB1LPENSETR_USART3LPEN		BIT(15)
#define RCC_MP_APB1LPENSETR_UART4LPEN		BIT(16)
#define RCC_MP_APB1LPENSETR_UART5LPEN		BIT(17)
#define RCC_MP_APB1LPENSETR_UART7LPEN		BIT(18)
#define RCC_MP_APB1LPENSETR_UART8LPEN		BIT(19)
#define RCC_MP_APB1LPENSETR_I2C1LPEN		BIT(21)
#define RCC_MP_APB1LPENSETR_I2C2LPEN		BIT(22)
#define RCC_MP_APB1LPENSETR_SPDIFLPEN		BIT(26)

/* RCC_MP_APB1LPENCLRR register fields */
#define RCC_MP_APB1LPENCLRR_TIM2LPEN		BIT(0)
#define RCC_MP_APB1LPENCLRR_TIM3LPEN		BIT(1)
#define RCC_MP_APB1LPENCLRR_TIM4LPEN		BIT(2)
#define RCC_MP_APB1LPENCLRR_TIM5LPEN		BIT(3)
#define RCC_MP_APB1LPENCLRR_TIM6LPEN		BIT(4)
#define RCC_MP_APB1LPENCLRR_TIM7LPEN		BIT(5)
#define RCC_MP_APB1LPENCLRR_LPTIM1LPEN		BIT(9)
#define RCC_MP_APB1LPENCLRR_SPI2LPEN		BIT(11)
#define RCC_MP_APB1LPENCLRR_SPI3LPEN		BIT(12)
#define RCC_MP_APB1LPENCLRR_USART3LPEN		BIT(15)
#define RCC_MP_APB1LPENCLRR_UART4LPEN		BIT(16)
#define RCC_MP_APB1LPENCLRR_UART5LPEN		BIT(17)
#define RCC_MP_APB1LPENCLRR_UART7LPEN		BIT(18)
#define RCC_MP_APB1LPENCLRR_UART8LPEN		BIT(19)
#define RCC_MP_APB1LPENCLRR_I2C1LPEN		BIT(21)
#define RCC_MP_APB1LPENCLRR_I2C2LPEN		BIT(22)
#define RCC_MP_APB1LPENCLRR_SPDIFLPEN		BIT(26)

/* RCC_MP_APB2LPENSETR register fields */
#define RCC_MP_APB2LPENSETR_TIM1LPEN		BIT(0)
#define RCC_MP_APB2LPENSETR_TIM8LPEN		BIT(1)
#define RCC_MP_APB2LPENSETR_SPI1LPEN		BIT(8)
#define RCC_MP_APB2LPENSETR_USART6LPEN		BIT(13)
#define RCC_MP_APB2LPENSETR_SAI1LPEN		BIT(16)
#define RCC_MP_APB2LPENSETR_SAI2LPEN		BIT(17)
#define RCC_MP_APB2LPENSETR_DFSDMLPEN		BIT(20)
#define RCC_MP_APB2LPENSETR_ADFSDMLPEN		BIT(21)
#define RCC_MP_APB2LPENSETR_FDCANLPEN		BIT(24)

/* RCC_MP_APB2LPENCLRR register fields */
#define RCC_MP_APB2LPENCLRR_TIM1LPEN		BIT(0)
#define RCC_MP_APB2LPENCLRR_TIM8LPEN		BIT(1)
#define RCC_MP_APB2LPENCLRR_SPI1LPEN		BIT(8)
#define RCC_MP_APB2LPENCLRR_USART6LPEN		BIT(13)
#define RCC_MP_APB2LPENCLRR_SAI1LPEN		BIT(16)
#define RCC_MP_APB2LPENCLRR_SAI2LPEN		BIT(17)
#define RCC_MP_APB2LPENCLRR_DFSDMLPEN		BIT(20)
#define RCC_MP_APB2LPENCLRR_ADFSDMLPEN		BIT(21)
#define RCC_MP_APB2LPENCLRR_FDCANLPEN		BIT(24)

/* RCC_MP_APB3LPENSETR register fields */
#define RCC_MP_APB3LPENSETR_LPTIM2LPEN		BIT(0)
#define RCC_MP_APB3LPENSETR_LPTIM3LPEN		BIT(1)
#define RCC_MP_APB3LPENSETR_LPTIM4LPEN		BIT(2)
#define RCC_MP_APB3LPENSETR_LPTIM5LPEN		BIT(3)
#define RCC_MP_APB3LPENSETR_VREFLPEN		BIT(13)
#define RCC_MP_APB3LPENSETR_DTSLPEN		BIT(16)
#define RCC_MP_APB3LPENSETR_PMBCTRLLPEN		BIT(17)

/* RCC_MP_APB3LPENCLRR register fields */
#define RCC_MP_APB3LPENCLRR_LPTIM2LPEN		BIT(0)
#define RCC_MP_APB3LPENCLRR_LPTIM3LPEN		BIT(1)
#define RCC_MP_APB3LPENCLRR_LPTIM4LPEN		BIT(2)
#define RCC_MP_APB3LPENCLRR_LPTIM5LPEN		BIT(3)
#define RCC_MP_APB3LPENCLRR_VREFLPEN		BIT(13)
#define RCC_MP_APB3LPENCLRR_DTSLPEN		BIT(16)
#define RCC_MP_APB3LPENCLRR_PMBCTRLLPEN		BIT(17)

/* RCC_MP_S_APB3LPENSETR register fields */
#define RCC_MP_S_APB3LPENSETR_SYSCFGLPEN	BIT(0)

/* RCC_MP_S_APB3LPENCLRR register fields */
#define RCC_MP_S_APB3LPENCLRR_SYSCFGLPEN	BIT(0)

/* RCC_MP_NS_APB3LPENSETR register fields */
#define RCC_MP_NS_APB3LPENSETR_SYSCFGLPEN	BIT(0)

/* RCC_MP_NS_APB3LPENCLRR register fields */
#define RCC_MP_NS_APB3LPENCLRR_SYSCFGLPEN	BIT(0)

/* RCC_MP_APB4LPENSETR register fields */
#define RCC_MP_APB4LPENSETR_DCMIPPLPEN		BIT(1)
#define RCC_MP_APB4LPENSETR_DDRPERFMLPEN	BIT(8)
#define RCC_MP_APB4LPENSETR_IWDG2APBLPEN	BIT(15)
#define RCC_MP_APB4LPENSETR_USBPHYLPEN		BIT(16)
#define RCC_MP_APB4LPENSETR_STGENROLPEN		BIT(20)
#define RCC_MP_APB4LPENSETR_STGENROSTPEN	BIT(21)

/* RCC_MP_APB4LPENCLRR register fields */
#define RCC_MP_APB4LPENCLRR_DCMIPPLPEN		BIT(1)
#define RCC_MP_APB4LPENCLRR_DDRPERFMLPEN	BIT(8)
#define RCC_MP_APB4LPENCLRR_IWDG2APBLPEN	BIT(15)
#define RCC_MP_APB4LPENCLRR_USBPHYLPEN		BIT(16)
#define RCC_MP_APB4LPENCLRR_STGENROLPEN		BIT(20)
#define RCC_MP_APB4LPENCLRR_STGENROSTPEN	BIT(21)

/* RCC_MP_S_APB4LPENSETR register fields */
#define RCC_MP_S_APB4LPENSETR_LTDCLPEN		BIT(0)

/* RCC_MP_S_APB4LPENCLRR register fields */
#define RCC_MP_S_APB4LPENCLRR_LTDCLPEN		BIT(0)

/* RCC_MP_NS_APB4LPENSETR register fields */
#define RCC_MP_NS_APB4LPENSETR_LTDCLPEN		BIT(0)

/* RCC_MP_NS_APB4LPENCLRR register fields */
#define RCC_MP_NS_APB4LPENCLRR_LTDCLPEN		BIT(0)

/* RCC_MP_APB5LPENSETR register fields */
#define RCC_MP_APB5LPENSETR_RTCAPBLPEN		BIT(8)
#define RCC_MP_APB5LPENSETR_TZCLPEN		BIT(11)
#define RCC_MP_APB5LPENSETR_ETZPCLPEN		BIT(13)
#define RCC_MP_APB5LPENSETR_IWDG1APBLPEN	BIT(15)
#define RCC_MP_APB5LPENSETR_BSECLPEN		BIT(16)
#define RCC_MP_APB5LPENSETR_STGENCLPEN		BIT(20)
#define RCC_MP_APB5LPENSETR_STGENCSTPEN		BIT(21)

/* RCC_MP_APB5LPENCLRR register fields */
#define RCC_MP_APB5LPENCLRR_RTCAPBLPEN		BIT(8)
#define RCC_MP_APB5LPENCLRR_TZCLPEN		BIT(11)
#define RCC_MP_APB5LPENCLRR_ETZPCLPEN		BIT(13)
#define RCC_MP_APB5LPENCLRR_IWDG1APBLPEN	BIT(15)
#define RCC_MP_APB5LPENCLRR_BSECLPEN		BIT(16)
#define RCC_MP_APB5LPENCLRR_STGENCLPEN		BIT(20)
#define RCC_MP_APB5LPENCLRR_STGENCSTPEN		BIT(21)

/* RCC_MP_APB6LPENSETR register fields */
#define RCC_MP_APB6LPENSETR_USART1LPEN		BIT(0)
#define RCC_MP_APB6LPENSETR_USART2LPEN		BIT(1)
#define RCC_MP_APB6LPENSETR_SPI4LPEN		BIT(2)
#define RCC_MP_APB6LPENSETR_SPI5LPEN		BIT(3)
#define RCC_MP_APB6LPENSETR_I2C3LPEN		BIT(4)
#define RCC_MP_APB6LPENSETR_I2C4LPEN		BIT(5)
#define RCC_MP_APB6LPENSETR_I2C5LPEN		BIT(6)
#define RCC_MP_APB6LPENSETR_TIM12LPEN		BIT(7)
#define RCC_MP_APB6LPENSETR_TIM13LPEN		BIT(8)
#define RCC_MP_APB6LPENSETR_TIM14LPEN		BIT(9)
#define RCC_MP_APB6LPENSETR_TIM15LPEN		BIT(10)
#define RCC_MP_APB6LPENSETR_TIM16LPEN		BIT(11)
#define RCC_MP_APB6LPENSETR_TIM17LPEN		BIT(12)

/* RCC_MP_APB6LPENCLRR register fields */
#define RCC_MP_APB6LPENCLRR_USART1LPEN		BIT(0)
#define RCC_MP_APB6LPENCLRR_USART2LPEN		BIT(1)
#define RCC_MP_APB6LPENCLRR_SPI4LPEN		BIT(2)
#define RCC_MP_APB6LPENCLRR_SPI5LPEN		BIT(3)
#define RCC_MP_APB6LPENCLRR_I2C3LPEN		BIT(4)
#define RCC_MP_APB6LPENCLRR_I2C4LPEN		BIT(5)
#define RCC_MP_APB6LPENCLRR_I2C5LPEN		BIT(6)
#define RCC_MP_APB6LPENCLRR_TIM12LPEN		BIT(7)
#define RCC_MP_APB6LPENCLRR_TIM13LPEN		BIT(8)
#define RCC_MP_APB6LPENCLRR_TIM14LPEN		BIT(9)
#define RCC_MP_APB6LPENCLRR_TIM15LPEN		BIT(10)
#define RCC_MP_APB6LPENCLRR_TIM16LPEN		BIT(11)
#define RCC_MP_APB6LPENCLRR_TIM17LPEN		BIT(12)

/* RCC_MP_AHB2LPENSETR register fields */
#define RCC_MP_AHB2LPENSETR_DMA1LPEN		BIT(0)
#define RCC_MP_AHB2LPENSETR_DMA2LPEN		BIT(1)
#define RCC_MP_AHB2LPENSETR_DMAMUX1LPEN		BIT(2)
#define RCC_MP_AHB2LPENSETR_DMA3LPEN		BIT(3)
#define RCC_MP_AHB2LPENSETR_DMAMUX2LPEN		BIT(4)
#define RCC_MP_AHB2LPENSETR_ADC1LPEN		BIT(5)
#define RCC_MP_AHB2LPENSETR_ADC2LPEN		BIT(6)
#define RCC_MP_AHB2LPENSETR_USBOLPEN		BIT(8)

/* RCC_MP_AHB2LPENCLRR register fields */
#define RCC_MP_AHB2LPENCLRR_DMA1LPEN		BIT(0)
#define RCC_MP_AHB2LPENCLRR_DMA2LPEN		BIT(1)
#define RCC_MP_AHB2LPENCLRR_DMAMUX1LPEN		BIT(2)
#define RCC_MP_AHB2LPENCLRR_DMA3LPEN		BIT(3)
#define RCC_MP_AHB2LPENCLRR_DMAMUX2LPEN		BIT(4)
#define RCC_MP_AHB2LPENCLRR_ADC1LPEN		BIT(5)
#define RCC_MP_AHB2LPENCLRR_ADC2LPEN		BIT(6)
#define RCC_MP_AHB2LPENCLRR_USBOLPEN		BIT(8)

/* RCC_MP_AHB4LPENSETR register fields */
#define RCC_MP_AHB4LPENSETR_TSCLPEN		BIT(15)

/* RCC_MP_AHB4LPENCLRR register fields */
#define RCC_MP_AHB4LPENCLRR_TSCLPEN		BIT(15)

/* RCC_MP_S_AHB4LPENSETR register fields */
#define RCC_MP_S_AHB4LPENSETR_GPIOALPEN		BIT(0)
#define RCC_MP_S_AHB4LPENSETR_GPIOBLPEN		BIT(1)
#define RCC_MP_S_AHB4LPENSETR_GPIOCLPEN		BIT(2)
#define RCC_MP_S_AHB4LPENSETR_GPIODLPEN		BIT(3)
#define RCC_MP_S_AHB4LPENSETR_GPIOELPEN		BIT(4)
#define RCC_MP_S_AHB4LPENSETR_GPIOFLPEN		BIT(5)
#define RCC_MP_S_AHB4LPENSETR_GPIOGLPEN		BIT(6)
#define RCC_MP_S_AHB4LPENSETR_GPIOHLPEN		BIT(7)
#define RCC_MP_S_AHB4LPENSETR_GPIOILPEN		BIT(8)

/* RCC_MP_S_AHB4LPENCLRR register fields */
#define RCC_MP_S_AHB4LPENCLRR_GPIOALPEN		BIT(0)
#define RCC_MP_S_AHB4LPENCLRR_GPIOBLPEN		BIT(1)
#define RCC_MP_S_AHB4LPENCLRR_GPIOCLPEN		BIT(2)
#define RCC_MP_S_AHB4LPENCLRR_GPIODLPEN		BIT(3)
#define RCC_MP_S_AHB4LPENCLRR_GPIOELPEN		BIT(4)
#define RCC_MP_S_AHB4LPENCLRR_GPIOFLPEN		BIT(5)
#define RCC_MP_S_AHB4LPENCLRR_GPIOGLPEN		BIT(6)
#define RCC_MP_S_AHB4LPENCLRR_GPIOHLPEN		BIT(7)
#define RCC_MP_S_AHB4LPENCLRR_GPIOILPEN		BIT(8)

/* RCC_MP_NS_AHB4LPENSETR register fields */
#define RCC_MP_NS_AHB4LPENSETR_GPIOALPEN	BIT(0)
#define RCC_MP_NS_AHB4LPENSETR_GPIOBLPEN	BIT(1)
#define RCC_MP_NS_AHB4LPENSETR_GPIOCLPEN	BIT(2)
#define RCC_MP_NS_AHB4LPENSETR_GPIODLPEN	BIT(3)
#define RCC_MP_NS_AHB4LPENSETR_GPIOELPEN	BIT(4)
#define RCC_MP_NS_AHB4LPENSETR_GPIOFLPEN	BIT(5)
#define RCC_MP_NS_AHB4LPENSETR_GPIOGLPEN	BIT(6)
#define RCC_MP_NS_AHB4LPENSETR_GPIOHLPEN	BIT(7)
#define RCC_MP_NS_AHB4LPENSETR_GPIOILPEN	BIT(8)

/* RCC_MP_NS_AHB4LPENCLRR register fields */
#define RCC_MP_NS_AHB4LPENCLRR_GPIOALPEN	BIT(0)
#define RCC_MP_NS_AHB4LPENCLRR_GPIOBLPEN	BIT(1)
#define RCC_MP_NS_AHB4LPENCLRR_GPIOCLPEN	BIT(2)
#define RCC_MP_NS_AHB4LPENCLRR_GPIODLPEN	BIT(3)
#define RCC_MP_NS_AHB4LPENCLRR_GPIOELPEN	BIT(4)
#define RCC_MP_NS_AHB4LPENCLRR_GPIOFLPEN	BIT(5)
#define RCC_MP_NS_AHB4LPENCLRR_GPIOGLPEN	BIT(6)
#define RCC_MP_NS_AHB4LPENCLRR_GPIOHLPEN	BIT(7)
#define RCC_MP_NS_AHB4LPENCLRR_GPIOILPEN	BIT(8)

/* RCC_MP_AHB5LPENSETR register fields */
#define RCC_MP_AHB5LPENSETR_PKALPEN		BIT(2)
#define RCC_MP_AHB5LPENSETR_SAESLPEN		BIT(3)
#define RCC_MP_AHB5LPENSETR_CRYP1LPEN		BIT(4)
#define RCC_MP_AHB5LPENSETR_HASH1LPEN		BIT(5)
#define RCC_MP_AHB5LPENSETR_RNG1LPEN		BIT(6)
#define RCC_MP_AHB5LPENSETR_BKPSRAMLPEN		BIT(8)

/* RCC_MP_AHB5LPENCLRR register fields */
#define RCC_MP_AHB5LPENCLRR_PKALPEN		BIT(2)
#define RCC_MP_AHB5LPENCLRR_SAESLPEN		BIT(3)
#define RCC_MP_AHB5LPENCLRR_CRYP1LPEN		BIT(4)
#define RCC_MP_AHB5LPENCLRR_HASH1LPEN		BIT(5)
#define RCC_MP_AHB5LPENCLRR_RNG1LPEN		BIT(6)
#define RCC_MP_AHB5LPENCLRR_BKPSRAMLPEN		BIT(8)

/* RCC_MP_AHB6LPENSETR register fields */
#define RCC_MP_AHB6LPENSETR_MCELPEN		BIT(1)
#define RCC_MP_AHB6LPENSETR_ETH1CKLPEN		BIT(7)
#define RCC_MP_AHB6LPENSETR_ETH1TXLPEN		BIT(8)
#define RCC_MP_AHB6LPENSETR_ETH1RXLPEN		BIT(9)
#define RCC_MP_AHB6LPENSETR_ETH1MACLPEN		BIT(10)
#define RCC_MP_AHB6LPENSETR_ETH1STPEN		BIT(11)
#define RCC_MP_AHB6LPENSETR_FMCLPEN		BIT(12)
#define RCC_MP_AHB6LPENSETR_QSPILPEN		BIT(14)
#define RCC_MP_AHB6LPENSETR_SDMMC1LPEN		BIT(16)
#define RCC_MP_AHB6LPENSETR_SDMMC2LPEN		BIT(17)
#define RCC_MP_AHB6LPENSETR_CRC1LPEN		BIT(20)
#define RCC_MP_AHB6LPENSETR_USBHLPEN		BIT(24)
#define RCC_MP_AHB6LPENSETR_ETH2CKLPEN		BIT(27)
#define RCC_MP_AHB6LPENSETR_ETH2TXLPEN		BIT(28)
#define RCC_MP_AHB6LPENSETR_ETH2RXLPEN		BIT(29)
#define RCC_MP_AHB6LPENSETR_ETH2MACLPEN		BIT(30)
#define RCC_MP_AHB6LPENSETR_ETH2STPEN		BIT(31)

/* RCC_MP_AHB6LPENCLRR register fields */
#define RCC_MP_AHB6LPENCLRR_MCELPEN		BIT(1)
#define RCC_MP_AHB6LPENCLRR_ETH1CKLPEN		BIT(7)
#define RCC_MP_AHB6LPENCLRR_ETH1TXLPEN		BIT(8)
#define RCC_MP_AHB6LPENCLRR_ETH1RXLPEN		BIT(9)
#define RCC_MP_AHB6LPENCLRR_ETH1MACLPEN		BIT(10)
#define RCC_MP_AHB6LPENCLRR_ETH1STPEN		BIT(11)
#define RCC_MP_AHB6LPENCLRR_FMCLPEN		BIT(12)
#define RCC_MP_AHB6LPENCLRR_QSPILPEN		BIT(14)
#define RCC_MP_AHB6LPENCLRR_SDMMC1LPEN		BIT(16)
#define RCC_MP_AHB6LPENCLRR_SDMMC2LPEN		BIT(17)
#define RCC_MP_AHB6LPENCLRR_CRC1LPEN		BIT(20)
#define RCC_MP_AHB6LPENCLRR_USBHLPEN		BIT(24)
#define RCC_MP_AHB6LPENCLRR_ETH2CKLPEN		BIT(27)
#define RCC_MP_AHB6LPENCLRR_ETH2TXLPEN		BIT(28)
#define RCC_MP_AHB6LPENCLRR_ETH2RXLPEN		BIT(29)
#define RCC_MP_AHB6LPENCLRR_ETH2MACLPEN		BIT(30)
#define RCC_MP_AHB6LPENCLRR_ETH2STPEN		BIT(31)

/* RCC_MP_S_AHB6LPENSETR register fields */
#define RCC_MP_S_AHB6LPENSETR_MDMALPEN		BIT(0)

/* RCC_MP_S_AHB6LPENCLRR register fields */
#define RCC_MP_S_AHB6LPENCLRR_MDMALPEN		BIT(0)

/* RCC_MP_NS_AHB6LPENSETR register fields */
#define RCC_MP_NS_AHB6LPENSETR_MDMALPEN		BIT(0)

/* RCC_MP_NS_AHB6LPENCLRR register fields */
#define RCC_MP_NS_AHB6LPENCLRR_MDMALPEN		BIT(0)

/* RCC_MP_S_AXIMLPENSETR register fields */
#define RCC_MP_S_AXIMLPENSETR_SYSRAMLPEN	BIT(0)

/* RCC_MP_S_AXIMLPENCLRR register fields */
#define RCC_MP_S_AXIMLPENCLRR_SYSRAMLPEN	BIT(0)

/* RCC_MP_NS_AXIMLPENSETR register fields */
#define RCC_MP_NS_AXIMLPENSETR_SYSRAMLPEN	BIT(0)

/* RCC_MP_NS_AXIMLPENCLRR register fields */
#define RCC_MP_NS_AXIMLPENCLRR_SYSRAMLPEN	BIT(0)

/* RCC_MP_MLAHBLPENSETR register fields */
#define RCC_MP_MLAHBLPENSETR_SRAM1LPEN		BIT(0)
#define RCC_MP_MLAHBLPENSETR_SRAM2LPEN		BIT(1)
#define RCC_MP_MLAHBLPENSETR_SRAM3LPEN		BIT(2)

/* RCC_MP_MLAHBLPENCLRR register fields */
#define RCC_MP_MLAHBLPENCLRR_SRAM1LPEN		BIT(0)
#define RCC_MP_MLAHBLPENCLRR_SRAM2LPEN		BIT(1)
#define RCC_MP_MLAHBLPENCLRR_SRAM3LPEN		BIT(2)

/* RCC_APB3SECSR register fields */
#define RCC_APB3SECSR_LPTIM2SECF		BIT(0)
#define RCC_APB3SECSR_LPTIM3SECF		BIT(1)
#define RCC_APB3SECSR_VREFSECF			BIT(13)

/* RCC_APB4SECSR register fields */
#define RCC_APB4SECSR_DCMIPPSECF		BIT(1)
#define RCC_APB4SECSR_USBPHYSECF		BIT(16)

/* RCC_APB5SECSR register fields */
#define RCC_APB5SECSR_RTCSECF			BIT(8)
#define RCC_APB5SECSR_TZCSECF			BIT(11)
#define RCC_APB5SECSR_ETZPCSECF			BIT(13)
#define RCC_APB5SECSR_IWDG1SECF			BIT(15)
#define RCC_APB5SECSR_BSECSECF			BIT(16)
#define RCC_APB5SECSR_STGENCSECF_MASK		GENMASK_32(21, 20)
#define RCC_APB5SECSR_STGENCSECF_SHIFT		20

/* RCC_APB6SECSR register fields */
#define RCC_APB6SECSR_USART1SECF		BIT(0)
#define RCC_APB6SECSR_USART2SECF		BIT(1)
#define RCC_APB6SECSR_SPI4SECF			BIT(2)
#define RCC_APB6SECSR_SPI5SECF			BIT(3)
#define RCC_APB6SECSR_I2C3SECF			BIT(4)
#define RCC_APB6SECSR_I2C4SECF			BIT(5)
#define RCC_APB6SECSR_I2C5SECF			BIT(6)
#define RCC_APB6SECSR_TIM12SECF			BIT(7)
#define RCC_APB6SECSR_TIM13SECF			BIT(8)
#define RCC_APB6SECSR_TIM14SECF			BIT(9)
#define RCC_APB6SECSR_TIM15SECF			BIT(10)
#define RCC_APB6SECSR_TIM16SECF			BIT(11)
#define RCC_APB6SECSR_TIM17SECF			BIT(12)

/* RCC_AHB2SECSR register fields */
#define RCC_AHB2SECSR_DMA3SECF			BIT(3)
#define RCC_AHB2SECSR_DMAMUX2SECF		BIT(4)
#define RCC_AHB2SECSR_ADC1SECF			BIT(5)
#define RCC_AHB2SECSR_ADC2SECF			BIT(6)
#define RCC_AHB2SECSR_USBOSECF			BIT(8)

/* RCC_AHB4SECSR register fields */
#define RCC_AHB4SECSR_TSCSECF			BIT(15)

/* RCC_AHB5SECSR register fields */
#define RCC_AHB5SECSR_PKASECF			BIT(2)
#define RCC_AHB5SECSR_SAESSECF			BIT(3)
#define RCC_AHB5SECSR_CRYP1SECF			BIT(4)
#define RCC_AHB5SECSR_HASH1SECF			BIT(5)
#define RCC_AHB5SECSR_RNG1SECF			BIT(6)
#define RCC_AHB5SECSR_BKPSRAMSECF		BIT(8)

/* RCC_AHB6SECSR register fields */
#define RCC_AHB6SECSR_MCESECF			BIT(1)
#define RCC_AHB6SECSR_ETH1SECF_MASK		GENMASK_32(11, 7)
#define RCC_AHB6SECSR_ETH1SECF_SHIFT		7
#define RCC_AHB6SECSR_FMCSECF			BIT(12)
#define RCC_AHB6SECSR_QSPISECF			BIT(14)
#define RCC_AHB6SECSR_SDMMC1SECF		BIT(16)
#define RCC_AHB6SECSR_SDMMC2SECF		BIT(17)
#define RCC_AHB6SECSR_ETH2SECF_MASK		GENMASK_32(31, 27)
#define RCC_AHB6SECSR_ETH2SECF_SHIFT		27

/* RCC_VERR register fields */
#define RCC_VERR_MINREV_MASK			GENMASK_32(3, 0)
#define RCC_VERR_MINREV_SHIFT			0
#define RCC_VERR_MAJREV_MASK			GENMASK_32(7, 4)
#define RCC_VERR_MAJREV_SHIFT			4

/* RCC_IDR register fields */
#define RCC_IDR_ID_MASK				GENMASK_32(31, 0)
#define RCC_IDR_ID_SHIFT			0

/* RCC_SIDR register fields */
#define RCC_SIDR_SID_MASK			GENMASK_32(31, 0)
#define RCC_SIDR_SID_SHIFT			0

/* Used for all RCC_PLL<n>CR registers */
#define RCC_PLLNCR_PLLON			BIT(0)
#define RCC_PLLNCR_PLLRDY			BIT(1)
#define RCC_PLLNCR_SSCG_CTRL			BIT(2)
#define RCC_PLLNCR_DIVPEN			BIT(4)
#define RCC_PLLNCR_DIVQEN			BIT(5)
#define RCC_PLLNCR_DIVREN			BIT(6)
#define RCC_PLLNCR_DIVEN_SHIFT			4

/* Used for all RCC_PLL<n>CFGR1 registers */
#define RCC_PLLNCFGR1_DIVM_SHIFT		16
#define RCC_PLLNCFGR1_DIVM_MASK			GENMASK_32(21, 16)
#define RCC_PLLNCFGR1_DIVN_SHIFT		0
#define RCC_PLLNCFGR1_DIVN_MASK			GENMASK_32(8, 0)

/* Only for PLL3 and PLL4 */
#define RCC_PLLNCFGR1_IFRGE_SHIFT		24
#define RCC_PLLNCFGR1_IFRGE_MASK		GENMASK_32(25, 24)

/* Used for all RCC_PLL<n>CFGR2 registers */
#define RCC_PLLNCFGR2_DIVX_MASK			GENMASK_32(6, 0)
#define RCC_PLLNCFGR2_DIVP_SHIFT		0
#define RCC_PLLNCFGR2_DIVP_MASK			GENMASK_32(6, 0)
#define RCC_PLLNCFGR2_DIVQ_SHIFT		8
#define RCC_PLLNCFGR2_DIVQ_MASK			GENMASK_32(14, 8)
#define RCC_PLLNCFGR2_DIVR_SHIFT		16
#define RCC_PLLNCFGR2_DIVR_MASK			GENMASK_32(22, 16)

/* Used for all RCC_PLL<n>FRACR registers */
#define RCC_PLLNFRACR_FRACV_SHIFT		3
#define RCC_PLLNFRACR_FRACV_MASK		GENMASK_32(15, 3)
#define RCC_PLLNFRACR_FRACLE			BIT(16)

/* Used for all RCC_PLL<n>CSGR registers */
#define RCC_PLLNCSGR_INC_STEP_SHIFT		16
#define RCC_PLLNCSGR_INC_STEP_MASK		GENMASK_32(30, 16)
#define RCC_PLLNCSGR_MOD_PER_SHIFT		0
#define RCC_PLLNCSGR_MOD_PER_MASK		GENMASK_32(12, 0)
#define RCC_PLLNCSGR_SSCG_MODE_SHIFT		15
#define RCC_PLLNCSGR_SSCG_MODE_MASK		BIT(15)

/* Used for most of RCC_<x>SELR registers */
#define RCC_SELR_SRC_MASK			GENMASK_32(2, 0)
#define RCC_SELR_REFCLK_SRC_MASK		GENMASK_32(1, 0)
#define RCC_SELR_SRCRDY				BIT(31)

/* Values of RCC_MPCKSELR register */
#define RCC_MPCKSELR_HSI			0x00000000
#define RCC_MPCKSELR_HSE			0x00000001
#define RCC_MPCKSELR_PLL			0x00000002
#define RCC_MPCKSELR_PLL_MPUDIV			0x00000003

/* Values of RCC_ASSCKSELR register */
#define RCC_ASSCKSELR_HSI			0x00000000
#define RCC_ASSCKSELR_HSE			0x00000001
#define RCC_ASSCKSELR_PLL			0x00000002

/* Values of RCC_MSSCKSELR register */
#define RCC_MSSCKSELR_HSI			0x00000000
#define RCC_MSSCKSELR_HSE			0x00000001
#define RCC_MSSCKSELR_CSI			0x00000002
#define RCC_MSSCKSELR_PLL			0x00000003

/* Values of RCC_CPERCKSELR register */
#define RCC_CPERCKSELR_HSI			0x00000000
#define RCC_CPERCKSELR_CSI			0x00000001
#define RCC_CPERCKSELR_HSE			0x00000002

/* Used for most of DIVR register: max div for RTC */
#define RCC_DIVR_DIV_MASK			GENMASK_32(5, 0)
#define RCC_DIVR_DIVRDY				BIT(31)

/* Masks for specific DIVR registers */
#define RCC_APBXDIV_MASK			GENMASK_32(2, 0)
#define RCC_MPUDIV_MASK				GENMASK_32(2, 0)
#define RCC_AXIDIV_MASK				GENMASK_32(2, 0)
#define RCC_MLAHBDIV_MASK			GENMASK_32(3, 0)

/* Used for TIMER Prescaler */
#define RCC_TIMGXPRER_TIMGXPRE			BIT(0)

/* Offset between RCC_MP_xxxENSETR and RCC_MP_xxxENCLRR registers */
#define RCC_MP_ENCLRR_OFFSET			U(4)

/* Offset between RCC_xxxRSTSETR and RCC_xxxRSTCLRR registers */
#define RCC_RSTCLRR_OFFSET			U(4)

/* RCC_OCENSETR register fields */
#define RCC_OCENR_HSION				BIT(0)
#define RCC_OCENR_HSIKERON			BIT(1)
#define RCC_OCENR_CSION				BIT(4)
#define RCC_OCENR_CSIKERON			BIT(5)
#define RCC_OCENR_DIGBYP			BIT(7)
#define RCC_OCENR_HSEON				BIT(8)
#define RCC_OCENR_HSEKERON			BIT(9)
#define RCC_OCENR_HSEBYP			BIT(10)
#define RCC_OCENR_HSECSSON			BIT(11)

#define RCC_OCENR_DIGBYP_BIT		        7
#define RCC_OCENR_HSEBYP_BIT		        10
#define RCC_OCENR_HSECSSON_BIT		        11

/* Used for RCC_MCO related operations */
#define RCC_MCOCFG_MCOON			BIT(12)
#define RCC_MCOCFG_MCODIV_MASK			GENMASK_32(7, 4)
#define RCC_MCOCFG_MCODIV_SHIFT			4
#define RCC_MCOCFG_MCOSRC_MASK			GENMASK_32(2, 0)

#define RCC_UART4CKSELR_HSI			0x00000002

#define RCC_CPERCKSELR_PERSRC_MASK		GENMASK_32(1, 0)
#define RCC_CPERCKSELR_PERSRC_SHIFT		0

#define RCC_USBCKSELR_USBOSRC_MASK		BIT(4)
#define RCC_USBCKSELR_USBOSRC_SHIFT		4

#define RCC_DDRITFCR_DDRCKMOD_SSR		0
#define RCC_DDRITFCR_DDRCKMOD_ASR1		BIT(20)
#define RCC_DDRITFCR_DDRCKMOD_HSR1		BIT(21)

#define RCC_DDRITFCR_DDRC2EN			BIT(0)
#define RCC_DDRITFCR_DDRC2LPEN			BIT(1)

#define RCC_MP_CIFR_MASK			U(0x110F1F)
#define RCC_OFFSET_MASK				GENMASK_32(11, 0)

vaddr_t stm32_rcc_base(void);

#endif /*__DRIVERS_STM32MP13_RCC_H__*/