Searched refs:phy_set_bits (Results 1 – 11 of 11) sorted by relevance
| /OK3568_Linux_fs/kernel/drivers/net/ethernet/realtek/ |
| H A D | r8169_phy_config.c | 286 phy_set_bits(phydev, 0x16, BIT(0)); in rtl8168bb_hw_phy_config() 307 phy_set_bits(phydev, 0x14, BIT(5)); in rtl8168cp_2_hw_phy_config() 308 phy_set_bits(phydev, 0x0d, BIT(5)); in rtl8168cp_2_hw_phy_config() 337 phy_set_bits(phydev, 0x14, BIT(5)); in rtl8168c_1_hw_phy_config() 338 phy_set_bits(phydev, 0x0d, BIT(5)); in rtl8168c_1_hw_phy_config() 364 phy_set_bits(phydev, 0x16, BIT(0)); in rtl8168c_2_hw_phy_config() 365 phy_set_bits(phydev, 0x14, BIT(5)); in rtl8168c_2_hw_phy_config() 366 phy_set_bits(phydev, 0x0d, BIT(5)); in rtl8168c_2_hw_phy_config() 386 phy_set_bits(phydev, 0x16, BIT(0)); in rtl8168c_3_hw_phy_config() 387 phy_set_bits(phydev, 0x14, BIT(5)); in rtl8168c_3_hw_phy_config() [all …]
|
| /OK3568_Linux_fs/kernel/drivers/net/phy/ |
| H A D | nxp-tja11xx.c | 115 return phy_set_bits(phydev, MII_ECTRL, MII_ECTRL_CONFIG_EN); in tja11xx_enable_reg_write() 120 return phy_set_bits(phydev, MII_ECTRL, MII_ECTRL_LINK_CONTROL); in tja11xx_enable_link_control() 140 ret = phy_set_bits(phydev, MII_ECTRL, MII_ECTRL_WAKE_REQUEST); in tja11xx_wakeup() 273 ret = phy_set_bits(phydev, MII_COMMCFG, MII_COMMCFG_AUTO_OP); in tja11xx_config_init() 623 return phy_set_bits(phydev, MII_ECTRL, MII_ECTRL_CABLE_TEST); in tja11xx_cable_test_start() 684 ret = phy_set_bits(phydev, MII_COMMCFG, MII_COMMCFG_AUTO_OP); in tja11xx_cable_test_get_status()
|
| H A D | realtek.c | 177 return phy_set_bits(phydev, MII_CTRL1000, in rtl8211c_config_init() 334 ret = phy_set_bits(phydev, RTL8366RB_POWER_SAVE, in rtl8366rb_config_init()
|
| H A D | adin.c | 332 return phy_set_bits(phydev, ADIN1300_PHY_CTRL2, in adin_set_downshift() 449 return phy_set_bits(phydev, ADIN1300_INT_MASK_REG, in adin_phy_config_intr()
|
| H A D | bcm-phy-lib.c | 589 return phy_set_bits(phydev, MII_BCM54XX_ECR, MII_BCM54XX_ECR_FIFOE); in bcm_phy_enable_jumbo()
|
| H A D | dp83867.c | 835 phy_set_bits(phydev, DP83867_CFG2, in dp83867_link_change_notify()
|
| H A D | broadcom.c | 137 rc = phy_set_bits(phydev, MII_BMCR, BMCR_PDOWN); in bcm54616s_config_init()
|
| H A D | phy_device.c | 2582 return phy_set_bits(phydev, MII_BMCR, BMCR_PDOWN); in genphy_suspend()
|
| H A D | marvell.c | 1290 return phy_set_bits(phydev, MII_88E1540_COPPER_CTRL3, in m88e1540_set_fld()
|
| /OK3568_Linux_fs/kernel/drivers/phy/rockchip/ |
| H A D | phy-rockchip-inno-usb2.c | 418 static inline void phy_set_bits(void __iomem *reg, u32 bits) in phy_set_bits() function 2851 phy_set_bits(rphy->phy_base + 0x70, BIT(2)); in rv1106_usb2phy_tuning() 2865 phy_set_bits(rphy->phy_base + vbus_det_en->offset, BIT(7)); in rockchip_usb2phy_vbus_det_control()
|
| /OK3568_Linux_fs/kernel/include/linux/ |
| H A D | phy.h | 1132 static inline int phy_set_bits(struct phy_device *phydev, u32 regnum, u16 val) in phy_set_bits() function
|