Home
last modified time | relevance | path

Searched refs:divm (Results 1 – 10 of 10) sorted by relevance

/OK3568_Linux_fs/u-boot/arch/arm/mach-tegra/
H A Dclock.c90 int clock_ll_read_pll(enum clock_id clkid, u32 *divm, u32 *divn, in clock_ll_read_pll() argument
103 *divm = (data >> pllinfo->m_shift) & pllinfo->m_mask; in clock_ll_read_pll()
114 unsigned long clock_start_pll(enum clock_id clkid, u32 divm, u32 divn, in clock_start_pll() argument
148 data = (divm << pllinfo->m_shift) | (divn << pllinfo->n_shift); in clock_start_pll()
536 u32 base, divm; in clock_get_rate() local
553 divm = (base >> pllinfo->m_shift) & pllinfo->m_mask; in clock_get_rate()
567 divm <<= (base >> pllinfo->p_shift) & pllinfo->p_mask; in clock_get_rate()
568 do_div(rate, divm); in clock_get_rate()
H A Dcpu.c171 int pllx_set_rate(struct clk_pll_simple *pll , u32 divn, u32 divm, in pllx_set_rate() argument
188 reg = PLL_BYPASS_MASK | (divm << pllinfo->m_shift); in pllx_set_rate()
/OK3568_Linux_fs/u-boot/arch/arm/mach-tegra/tegra20/
H A Dwarmboot.c154 u32 divm, divn, divp, cpcon, lfcon; in warmboot_save_sdram_params() local
156 if (clock_ll_read_pll(CLOCK_ID_MEMORY, &divm, &divn, &divp, in warmboot_save_sdram_params()
159 scratch2.pllm_base_divm = divm; in warmboot_save_sdram_params()
/OK3568_Linux_fs/u-boot/arch/arm/include/asm/arch-tegra/
H A Dclock.h62 unsigned long clock_start_pll(enum clock_id id, u32 divm, u32 divn,
89 int clock_ll_read_pll(enum clock_id clkid, u32 *divm, u32 *divn,
H A Dwarmboot.h72 u32 divm:5; member
/OK3568_Linux_fs/u-boot/arch/arm/mach-tegra/tegra124/
H A Dclock.c1067 u32 divm, divn, divp, cpcon; in clock_set_display_rate() local
1087 for (divm = 1; divm < max_m && best_diff; divm++) { in clock_set_display_rate()
1088 cf = ref / divm; in clock_set_display_rate()
1108 best_m = divm; in clock_set_display_rate()
/OK3568_Linux_fs/kernel/drivers/clk/
H A Dclk-stm32h7.c626 u8 divm; member
641 .divm = 4,
649 .divm = 12,
657 .divm = 20,
818 div->mshift = cfg->divm; in clk_register_stm32_pll()
H A Dclk-stm32mp1.c826 u32 frac, divm, divn; in pll_recalc_rate() local
831 divm = ((reg >> DIVM_SHIFT) & DIVM_MASK) + 1; in pll_recalc_rate()
835 do_div(rate, divm); in pll_recalc_rate()
840 do_div(rate_frac, (divm * 8192)); in pll_recalc_rate()
/OK3568_Linux_fs/kernel/drivers/media/dvb-frontends/
H A Dsi2165.c207 u8 divm = 8; in si2165_init_pll() local
244 state->adc_clk = state->fvco_hz / (divm * 4u); in si2165_init_pll()
249 buf[1] = divm; in si2165_init_pll()
/OK3568_Linux_fs/kernel/drivers/clk/tegra/
H A Dclk-pll.c1018 u32 divn = 0, divm = 0, divp = 0; in clk_plle_recalc_rate() local
1023 divm = (val >> pll->params->div_nmp->divm_shift) & (divm_mask(pll)); in clk_plle_recalc_rate()
1024 divm *= divp; in clk_plle_recalc_rate()
1027 do_div(rate, divm); in clk_plle_recalc_rate()