Home
last modified time | relevance | path

Searched refs:ddrpll (Results 1 – 8 of 8) sorted by relevance

/OK3568_Linux_fs/u-boot/arch/arm/cpu/arm926ejs/spear/
H A Dspl.c23 u32 clkenb, ddrpll; in ddr_clock_init() local
33 ddrpll = readl(&misc_p->pll_ctr_reg); in ddr_clock_init()
34 ddrpll &= ~MEM_CLK_SEL_MSK; in ddr_clock_init()
36 ddrpll |= MEM_CLK_HCLK; in ddr_clock_init()
38 ddrpll |= MEM_CLK_2HCLK; in ddr_clock_init()
40 ddrpll |= MEM_CLK_PLL2; in ddr_clock_init()
44 writel(ddrpll, &misc_p->pll_ctr_reg); in ddr_clock_init()
/OK3568_Linux_fs/u-boot/arch/mips/mach-ath79/ar934x/
H A Dclk.c262 u32 ctrl, cpu, cpupll, ddr, ddrpll; in ar934x_update_clock() local
274 ddrpll = ar934x_ddrpll_to_hz(ddr); in ar934x_update_clock()
281 cpuclk = ddrpll; in ar934x_update_clock()
286 ddrclk = ddrpll; in ar934x_update_clock()
293 busclk = ddrpll; in ar934x_update_clock()
/OK3568_Linux_fs/kernel/drivers/clk/zynq/
H A Dclkc.c50 armpll, ddrpll, iopll, enumerator
242 cpu_parents[2] = clk_output_name[ddrpll]; in zynq_clk_setup()
247 periph_parents[3] = clk_output_name[ddrpll]; in zynq_clk_setup()
268 clks[ddrpll] = clk_register_mux(NULL, clk_output_name[ddrpll], in zynq_clk_setup()
/OK3568_Linux_fs/kernel/Documentation/devicetree/bindings/clock/
H A Dzynq-7000.txt42 1: ddrpll
96 clock-output-names = "armpll", "ddrpll", "iopll", "cpu_6or4x",
/OK3568_Linux_fs/kernel/arch/arm/boot/dts/
H A Decx-common.dtsi145 ddrpll: ddrpll { label
H A Dzynq-7000.dtsi285 clock-output-names = "armpll", "ddrpll", "iopll", "cpu_6or4x",
/OK3568_Linux_fs/u-boot/arch/arm/dts/
H A Dzynq-7000.dtsi270 clock-output-names = "armpll", "ddrpll", "iopll", "cpu_6or4x",
/OK3568_Linux_fs/kernel/drivers/gpu/drm/i915/
H A Dintel_pm.c203 u16 ddrpll, csipll; in ilk_get_mem_freq() local
205 ddrpll = intel_uncore_read16(&dev_priv->uncore, DDRMPLL1); in ilk_get_mem_freq()
208 switch (ddrpll & 0xff) { in ilk_get_mem_freq()
223 ddrpll & 0xff); in ilk_get_mem_freq()