Home
last modified time | relevance | path

Searched refs:MASK_ALL_BITS (Results 1 – 11 of 11) sorted by relevance

/OK3568_Linux_fs/u-boot/drivers/ddr/marvell/a38x/
H A Dddr3_training.c128 {0x1034, 0x38000, MASK_ALL_BITS},
129 {0x1038, 0x0, MASK_ALL_BITS},
130 {0x10b0, 0x0, MASK_ALL_BITS},
131 {0x10b8, 0x0, MASK_ALL_BITS},
132 {0x10c0, 0x0, MASK_ALL_BITS},
133 {0x10f0, 0x0, MASK_ALL_BITS},
134 {0x10f4, 0x0, MASK_ALL_BITS},
135 {0x10f8, 0xff, MASK_ALL_BITS},
136 {0x10fc, 0xffff, MASK_ALL_BITS},
137 {0x1130, 0x0, MASK_ALL_BITS},
[all …]
H A Dddr3_training_bist.c55 pattern_addr_length, MASK_ALL_BITS)); in ddr3_tip_bist_activate()
68 offset, MASK_ALL_BITS)); in ddr3_tip_bist_activate()
99 MASK_ALL_BITS)); in ddr3_tip_bist_activate()
120 MASK_ALL_BITS)); in ddr3_tip_bist_activate()
132 MASK_ALL_BITS)); in ddr3_tip_bist_activate()
154 MASK_ALL_BITS); in ddr3_tip_bist_read_result()
160 MASK_ALL_BITS); in ddr3_tip_bist_read_result()
167 MASK_ALL_BITS); in ddr3_tip_bist_read_result()
173 MASK_ALL_BITS); in ddr3_tip_bist_read_result()
H A Dddr3_training_leveling.c165 MASK_ALL_BITS)); in ddr3_tip_dynamic_read_leveling()
208 MASK_ALL_BITS)); in ddr3_tip_dynamic_read_leveling()
321 ODPG_DATA_CONTROL_REG, 0, MASK_ALL_BITS)); in ddr3_tip_dynamic_read_leveling()
378 ODPG_DATA_CONTROL_REG, 0x0, MASK_ALL_BITS)); in ddr3_tip_dynamic_read_leveling()
387 ODPG_DATA_CONTROL_REG, 0x0, MASK_ALL_BITS)); in ddr3_tip_dynamic_read_leveling()
422 MASK_ALL_BITS)); in ddr3_tip_dynamic_read_leveling()
566 MASK_ALL_BITS)); in ddr3_tip_dynamic_per_bit_read_leveling()
609 MASK_ALL_BITS)); in ddr3_tip_dynamic_per_bit_read_leveling()
720 ODPG_DATA_CONTROL_REG, 0, MASK_ALL_BITS)); in ddr3_tip_dynamic_per_bit_read_leveling()
761 MASK_ALL_BITS)); in ddr3_tip_dynamic_per_bit_read_leveling()
[all …]
H A Dddr3_training_ip_engine.c253 MASK_ALL_BITS)); in ddr3_tip_ip_training()
408 &reg_data, MASK_ALL_BITS)); in ddr3_tip_ip_training()
446 read_data, MASK_ALL_BITS)); in ddr3_tip_ip_training()
470 ODPG_DATA_CONTROL_REG, 0, MASK_ALL_BITS)); in ddr3_tip_ip_training()
493 2)), MASK_ALL_BITS)); in ddr3_tip_load_pattern_to_odpg()
500 MASK_ALL_BITS)); in ddr3_tip_load_pattern_to_odpg()
504 MASK_ALL_BITS)); in ddr3_tip_load_pattern_to_odpg()
509 ODPG_PATTERN_ADDR_OFFSET_REG, load_addr, MASK_ALL_BITS)); in ddr3_tip_load_pattern_to_odpg()
690 MASK_ALL_BITS)); in ddr3_tip_read_training_result()
773 ODPG_BIST_DONE, read_data, MASK_ALL_BITS)); in is_odpg_access_done()
[all …]
H A Dddr3_training_pbs.c67 CS_ENABLE_REG, cs_enable_reg_val, MASK_ALL_BITS)); in ddr3_tip_pbs()
80 read_adll_value(nominal_adll, reg_addr, MASK_ALL_BITS); in ddr3_tip_pbs()
112 res0, MASK_ALL_BITS)); in ddr3_tip_pbs()
231 res0, MASK_ALL_BITS)); in ddr3_tip_pbs()
420 res0, MASK_ALL_BITS)); in ddr3_tip_pbs()
542 res0, MASK_ALL_BITS)); in ddr3_tip_pbs()
645 res0, MASK_ALL_BITS)); in ddr3_tip_pbs()
873 MASK_ALL_BITS)); in ddr3_tip_pbs()
879 ODPG_WRITE_READ_MODE_ENABLE_REG, 0xffff, MASK_ALL_BITS)); in ddr3_tip_pbs()
H A Dddr3_a38x.c271 (dev_num, PIPE_ENABLE_ADDR, &data_value, MASK_ALL_BITS)); in ddr3_tip_a38x_pipe_enable()
291 if (mask != MASK_ALL_BITS) { in ddr3_tip_a38x_if_write()
294 &ui_data_read, MASK_ALL_BITS)); in ddr3_tip_a38x_if_write()
H A Dddr3_debug.c112 MASK_ALL_BITS)); in ddr3_tip_reg_dump()
524 read_data, MASK_ALL_BITS)); in ddr3_tip_print_stability_log()
529 read_data, MASK_ALL_BITS)); in ddr3_tip_print_stability_log()
534 read_data, MASK_ALL_BITS)); in ddr3_tip_print_stability_log()
566 read_data, MASK_ALL_BITS)); in ddr3_tip_print_stability_log()
1328 MASK_ALL_BITS); in ddr3_tip_run_sweep_test()
1413 MASK_ALL_BITS); in ddr3_tip_run_sweep_test()
H A Dddr3_training_ip_def.h43 #define MASK_ALL_BITS 0xffffffff macro
H A Dddr3_training_centralization.c89 CS_ENABLE_REG, cs_enable_reg_val, MASK_ALL_BITS)); in ddr3_tip_centralization()
488 MASK_ALL_BITS)); in ddr3_tip_centralization()
525 MASK_ALL_BITS)); in ddr3_tip_special_rx()
H A Dddr3_training_static.c328 MASK_ALL_BITS)); in ddr3_tip_read_leveling_static_config()
335 MASK_ALL_BITS)); in ddr3_tip_read_leveling_static_config()
H A Dddr3_training_hw_algo.c66 data_read, MASK_ALL_BITS)); in ddr3_tip_write_additional_odt_setting()