Home
last modified time | relevance | path

Searched +full:quad +full:- +full:core (Results 1 – 25 of 251) sorted by relevance

1234567891011

/OK3568_Linux_fs/u-boot/drivers/spi/
H A DKconfig16 typically use driver-private data instead of extending the
24 by providing an high-level interface to send memory-like commands.
33 IP core. Please find details on the "Embedded Peripherals IP
41 this Andestech IP core.
50 please refer to doc/device-tree-bindings/spi/spi-ath79.txt.
66 SPI core.
79 Enable the Broadcom set-top box SPI driver. This driver can
81 Broadcom SPI core.
86 Enable the Cadence Quad-SPI (QSPI) driver. This driver can be
88 Cadence IP core.
[all …]
/OK3568_Linux_fs/kernel/Documentation/devicetree/bindings/mips/loongson/
H A Ddevices.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Jiaxun Yang <jiaxun.yang@flygoat.com>
20 - description: Classic Loongson64 Quad Core + LS7A
22 - const: loongson,loongson64c-4core-ls7a
24 - description: Classic Loongson64 Quad Core + RS780E
26 - const: loongson,loongson64c-4core-rs780e
28 - description: Classic Loongson64 Octa Core + RS780E
30 - const: loongson,loongson64c-8core-rs780e
[all …]
/OK3568_Linux_fs/u-boot/arch/arm/mach-rockchip/
H A DKconfig18 The Rockchip PX30 is a ARM-based SoC with a quad-core Cortex-A35
19 including NEON and GPU, Mali-400 graphics, several DDR3 options
26 default "arch/arm/mach-rockchip/u-boot-tpl-v8.lds"
55 The Rockchip RK3036 is a ARM-based SoC with a dual-core Cortex-A7
56 including NEON and GPU, Mali-400 graphics, several DDR3 options
66 The Rockchip RK3128 is a ARM-based SoC with a quad-core Cortex-A7
67 including NEON and GPU, Mali-400 graphics, several DDR3 options
98 The Rockchip RK3066 is a ARM-based SoC with a dual-core Cortex-A9
99 including NEON and GPU, Mali-400 graphics, several DDR3 options
118 The Rockchip RK3188 is a ARM-based SoC with a quad-core Cortex-A9
[all …]
/OK3568_Linux_fs/kernel/arch/arm64/crypto/
H A Dsha512-ce-core.S1 /* SPDX-License-Identifier: GPL-2.0 */
3 * sha512-ce-core.S - core SHA-384/SHA-512 transform using v8 Crypto Extensions
37 * The SHA-512 round constants
42 .quad 0x428a2f98d728ae22, 0x7137449123ef65cd
43 .quad 0xb5c0fbcfec4d3b2f, 0xe9b5dba58189dbbc
44 .quad 0x3956c25bf348b538, 0x59f111f1b605d019
45 .quad 0x923f82a4af194f9b, 0xab1c5ed5da6d8118
46 .quad 0xd807aa98a3030242, 0x12835b0145706fbe
47 .quad 0x243185be4ee4b28c, 0x550c7dc3d5ffb4e2
48 .quad 0x72be5d74f27b896f, 0x80deb1fe3b1696b1
[all …]
H A Dsha3-ce-core.S1 /* SPDX-License-Identifier: GPL-2.0 */
3 * sha3-ce-core.S - core SHA-3 transform using v8.2 Crypto Extensions
46 ld1 { v0.1d- v3.1d}, [x0]
47 ld1 { v4.1d- v7.1d}, [x8], #32
48 ld1 { v8.1d-v11.1d}, [x8], #32
49 ld1 {v12.1d-v15.1d}, [x8], #32
50 ld1 {v16.1d-v19.1d}, [x8], #32
51 ld1 {v20.1d-v23.1d}, [x8], #32
59 ld1 {v25.8b-v28.8b}, [x1], #32
60 ld1 {v29.8b-v31.8b}, [x1], #24
[all …]
/OK3568_Linux_fs/kernel/Documentation/devicetree/bindings/arm/
H A Dactions.yaml1 # SPDX-License-Identifier: GPL-2.0-or-later OR BSD-2-Clause
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Andreas Färber <afaerber@suse.de>
11 - Manivannan Sadhasivam <manivannan.sadhasivam@linaro.org>
18 # The Actions Semi S500 is a quad-core ARM Cortex-A9 SoC.
19 - items:
20 - enum:
21 - allo,sparky # Allo.com Sparky
22 - cubietech,cubieboard6 # Cubietech CubieBoard6
[all …]
H A Dfsl.yaml1 # SPDX-License-Identifier: GPL-2.0
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Shawn Guo <shawnguo@kernel.org>
11 - Li Yang <leoyang.li@nxp.com>
18 - description: i.MX1 based Boards
20 - enum:
21 - armadeus,imx1-apf9328
22 - fsl,imx1ads
23 - const: fsl,imx1
[all …]
/OK3568_Linux_fs/kernel/drivers/spi/
H A DKconfig1 # SPDX-License-Identifier: GPL-2.0-only
13 dynamic device discovery; some are even write-only or read-only.
17 chips, analog to digital (and d-to-a) converters, and more.
44 If your system has an master-capable SPI controller (which
56 by providing a high-level interface to send memory-like commands.
105 tristate "Atmel Quad SPI Controller"
109 This enables support for the Quad SPI controller in master mode.
111 supports spi-mem interface.
181 this code to manage the per-word or per-transfer accesses to the
205 tristate "Cadence Quad SPI controller"
[all …]
/OK3568_Linux_fs/kernel/Documentation/devicetree/bindings/arm/marvell/
H A Darmada-7k-8k.yaml1 # SPDX-License-Identifier: (GPL-2.0+ OR X11)
3 ---
4 $id: http://devicetree.org/schemas/arm/marvell/armada-7k-8k.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Gregory CLEMENT <gregory.clement@bootlin.com>
18 - description: Armada 7020 SoC
20 - const: marvell,armada7020
21 - const: marvell,armada-ap806-dual
22 - const: marvell,armada-ap806
24 - description: Armada 7040 SoC
[all …]
/OK3568_Linux_fs/kernel/Documentation/arm/
H A Dmarvel.rst13 ------------
16 - 88F5082
17 - 88F5181
18 - 88F5181L
19 - 88F5182
21 … - Datasheet: http://www.embeddedarm.com/documentation/third-party/MV88F5182-datasheet.pdf
22 …- Programmer's User Guide: http://www.embeddedarm.com/documentation/third-party/MV88F5182-opensour…
23 … - User Manual: http://www.embeddedarm.com/documentation/third-party/MV88F5182-usermanual.pdf
24 - 88F5281
26 …- Datasheet: http://www.ocmodshop.com/images/reviews/networking/qnap_ts409u/marvel_88f5281_data_sh…
[all …]
/OK3568_Linux_fs/kernel/Documentation/hwmon/
H A Dk10temp.rst8 Socket F: Quad-Core/Six-Core/Embedded Opteron (but see below)
10 Socket AM2+: Quad-Core Opteron, Phenom (II) X3/X4, Athlon X2 (but see below)
12 Socket AM3: Quad-Core Opteron, Athlon/Phenom II X2/X3/X4, Sempron II
20 * AMD Family 12h processors: "Llano" (E2/A4/A6/A8-Series)
22 * AMD Family 14h processors: "Brazos" (C/E/G/Z-Series)
24 * AMD Family 15h processors: "Bulldozer" (FX-Series), "Trinity", "Kaveri",
53 BIOS and Kernel Developer's Guide (BKDG) for AMD Family 14h Models 00h-0Fh Processors:
69 Revision Guide for AMD Family 14h Models 00h-0Fh Processors:
88 -----------
109 control cooling systems. Tctl is a non-physical temperature on an
[all …]
H A Dcoretemp.rst5 * All Intel Core family
11 - 0xe (Pentium M DC), 0xf (Core 2 DC 65nm),
12 - 0x16 (Core 2 SC 65nm), 0x17 (Penryn 45nm),
13 - 0x1a (Nehalem), 0x1c (Atom), 0x1e (Lynnfield),
14 - 0x26 (Tunnel Creek Atom), 0x27 (Medfield Atom),
15 - 0x36 (Cedar Trail Atom)
19 Intel 64 and IA-32 Architectures Software Developer's Manual
27 -----------
30 inside Intel CPUs. This driver can read both the per-core and per-package
31 temperature using the appropriate sensors. The per-package sensor is new;
[all …]
/OK3568_Linux_fs/buildroot/board/toradex/apalis-imx6/
H A Dreadme.txt6 The Apalis iMX6 is a small form-factor Computer on Module that comes
7 in both quad core and dual core versions based on Freescale i.MX6Q and
8 Freescale i.MX6D SoCs respectively. The Cortex A9 quad core and dual
9 core CPU peaks at 1 GHz for commercial temperature variant, while the
12 https://www.toradex.com/computer-on-modules/apalis-arm-family/freescale-imx-6
17 https://www.toradex.com/products/carrier-boards/apalis-evaluation-board
20 https://www.toradex.com/products/carrier-boards/ixora-carrier-board
40 http://developer.toradex.com/knowledge-base/flashing-linux-on-imx6-modules
48 To boot from the SD card, you should change the U-Boot
49 environment. Since U-Boot is running from internal eMMC, you will need
[all …]
/OK3568_Linux_fs/kernel/Documentation/devicetree/bindings/spi/
H A Dqcom,spi-qcom-qspi.yaml1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
4 ---
5 $id: "http://devicetree.org/schemas/spi/qcom,spi-qcom-qspi.yaml#"
6 $schema: "http://devicetree.org/meta-schemas/core.yaml#"
8 title: Qualcomm Quad Serial Peripheral Interface (QSPI)
11 - Mukesh Savaliya <msavaliy@codeaurora.org>
12 - Akash Asthana <akashast@codeaurora.org>
15 dual, or quad wire transmission modes for read/write access to slaves such
19 - $ref: /spi/spi-controller.yaml#
24 - const: qcom,sdm845-qspi
[all …]
/OK3568_Linux_fs/u-boot/arch/arm/cpu/armv8/fsl-layerscape/doc/
H A DREADME.soc11 ---------
12 The LS1043A integrated multicore processor combines four ARM Cortex-A53
18 - Four 64-bit ARM Cortex-A53 CPUs
19 - 1 MB unified L2 Cache
20 - One 32-bit DDR3L/DDR4 SDRAM memory controllers with ECC and interleaving
22 - Data Path Acceleration Architecture (DPAA) incorporating acceleration the
24 - Packet parsing, classification, and distribution (FMan)
25 - Queue management for scheduling, packet sequencing, and congestion
27 - Hardware buffer management for buffer allocation and de-allocation (BMan)
28 - Cryptography acceleration (SEC)
[all …]
/OK3568_Linux_fs/kernel/Documentation/infiniband/
H A Dopa_vnic.rst2 Intel Omni-Path (OPA) Virtual Network Interface Controller (VNIC)
5 Intel Omni-Path (OPA) Virtual Network Interface Controller (VNIC) feature
6 supports Ethernet functionality over Omni-Path fabric by encapsulating
11 The patterns of exchanges of Omni-Path encapsulated Ethernet packets
12 involves one or more virtual Ethernet switches overlaid on the Omni-Path
13 fabric topology. A subset of HFI nodes on the Omni-Path fabric are
26 +-------------------+
30 +-------------------+
35 +-----------------------------+ +------------------------------+
37 | +---------+ +---------+ | | +---------+ +---------+ |
[all …]
/OK3568_Linux_fs/kernel/arch/x86/events/intel/
H A Duncore_snb.c1 // SPDX-License-Identifier: GPL-2.0
93 #define SNB_UNC_GLOBAL_CTL_CORE_ALL ((1 << 4) - 1)
112 #define NHM_UNC_GLOBAL_CTL_EN_PC_ALL ((1ULL << 8) - 1)
121 #define SKL_UNC_GLOBAL_CTL_CORE_ALL ((1 << 5) - 1)
133 DEFINE_UNCORE_FORMAT_ATTR(event, event, "config:0-7");
134 DEFINE_UNCORE_FORMAT_ATTR(umask, umask, "config:8-15");
137 DEFINE_UNCORE_FORMAT_ATTR(cmask5, cmask, "config:24-28");
138 DEFINE_UNCORE_FORMAT_ATTR(cmask8, cmask, "config:24-31");
143 struct hw_perf_event *hwc = &event->hw; in snb_uncore_msr_enable_event()
145 if (hwc->idx < UNCORE_PMC_IDX_FIXED) in snb_uncore_msr_enable_event()
[all …]
/OK3568_Linux_fs/buildroot/arch/
H A DConfig.in.arc18 caches and 32-bit multiplier. Also it corresponds to the
22 bool "ARC HS38 with 64-bit mpy"
25 MMU, caches and 64-bit multiplier.
27 If you're not sure which version of ARC HS core you build
31 bool "ARC HS38 with Quad MAC & FPU"
34 - Dual- and quad multiply and MC oprations
35 - Double-precision FPU
49 - Dual and Quad multiply and MAC operations
50 - Double-precision FPU
104 user-space applications will fail at runtime.
[all …]
/OK3568_Linux_fs/u-boot/arch/arm/cpu/armv8/
H A Dstart.S5 * SPDX-License-Identifier: GPL-2.0+
8 #include <asm-offsets.h>
24 * Various SoCs need something special and SoC-specific up front in
39 .quad CONFIG_SPL_TEXT_BASE
41 .quad CONFIG_SYS_TEXT_BASE
49 .quad _end - _start
53 .quad __bss_start - _start
57 .quad __bss_end - _start
67 * Fix .rela.dyn relocations. This allows U-Boot to be loaded to and
71 adr x0, _start /* x0 <- Runtime value of _start */
[all …]
/OK3568_Linux_fs/kernel/include/linux/mtd/
H A Dspi-nor.h1 /* SPDX-License-Identifier: GPL-2.0+ */
12 #include <linux/spi/spi-mem.h>
19 * requires a 4-byte (32-bit) address.
33 #define SPINOR_OP_READ_1_1_4 0x6b /* Read data bytes (Quad Output SPI) */
34 #define SPINOR_OP_READ_1_4_4 0xeb /* Read data bytes (Quad I/O SPI) */
38 #define SPINOR_OP_PP_1_1_4 0x32 /* Quad page program */
39 #define SPINOR_OP_PP_1_4_4 0x38 /* Quad page program */
56 /* 4-byte address opcodes - used on Spansion and some Macronix flashes. */
61 #define SPINOR_OP_READ_1_1_4_4B 0x6c /* Read data bytes (Quad Output SPI) */
62 #define SPINOR_OP_READ_1_4_4_4B 0xec /* Read data bytes (Quad I/O SPI) */
[all …]
/OK3568_Linux_fs/u-boot/arch/arm/mach-imx/mx6/
H A DKconfig77 Say "Y" if your board uses dynamic (per-boot) DDR calibration.
85 bool "Advantech dms-ba16"
107 bool "Support aristainetos2-revB"
118 bool "CM-FX6"
167 bool "Solid-run mx6 boards"
188 bool "Support Engicam i.Core"
203 bool "Support Engicam i.Core RQS"
325 bool "PICO-IMX6UL-EMMC"
334 bool "platinum-picon"
338 bool "platinum-titanium"
[all …]
/OK3568_Linux_fs/buildroot/board/qemu/arm-vexpress/
H A Dreadme.txt3 …-system-arm -M vexpress-a9 -smp 1 -m 256 -kernel output/images/zImage -dtb output/images/vexpress-…
8 If you want to emulate more cores change "-smp 1" to "-smp 2" for
9 dual-core or even "smp -4" for a quad-core configuration.
/OK3568_Linux_fs/buildroot/board/friendlyarm/nanopi-neo/
H A Dreadme.txt9 - quad-core Cortex-A7 @1.2GHz
10 - 256 or 512MiB of DDR
11 - uSDCard as only storage option
12 - 3x USB 2.0 host (one socket, two on expansion pin-holes)
13 - 1x USB 2.0 OTG (also used as power source)
14 - 10/100 ethernet MAC
15 - GPIOs, SPI, I2c...
17 Support for the Nanopi NEO in U-Boot and Linux is very recent, so only
18 core, basic features are available.
38 - replace 'sdX' with the actual device with your micro SDcard,
[all …]
/OK3568_Linux_fs/u-boot/arch/arm/mach-imx/
H A Dcpu.c7 * SPDX-License-Identifier: GPL-2.0+
15 #include <asm/arch/imx-regs.h>
29 static u32 reset_cause = -1;
36 cause = readl(&src_regs->srsr); in get_reset_cause()
37 writel(cause, &src_regs->srsr); in get_reset_cause()
55 return "JTAG HIGH-Z"; in get_reset_cause()
109 * imx_ddr_size - return size in bytes of DRAM according MMDC config
117 unsigned ctl = readl(&mem->ctl); in imx_ddr_size()
118 unsigned misc = readl(&mem->misc); in imx_ddr_size()
141 return "7S"; /* Single-core version of the mx7 */ in get_imx_type()
[all …]
/OK3568_Linux_fs/kernel/Documentation/devicetree/bindings/arc/
H A Dhsdk.txt2 ---------------------------------------------------------------------------
4 ARC HSDK Board with quad-core ARC HS38x4 in silicon.
7 - compatible = "snps,hsdk";

1234567891011