Home
last modified time | relevance | path

Searched +full:0 +full:x3fffc000 (Results 1 – 14 of 14) sorted by relevance

/OK3568_Linux_fs/kernel/drivers/gpu/drm/radeon/
H A Dci_dpm.h37 #define CISLANDS_UNUSED_GPIO_PIN 0x7F
157 CISLANDS_CONFIGREG_MMR = 0,
164 #define POWERCONTAINMENT_FEATURE_BAPM 0x00000001
165 #define POWERCONTAINMENT_FEATURE_TDCLimit 0x00000002
166 #define POWERCONTAINMENT_FEATURE_PkgPwrLimit 0x00000004
189 #define DPMTABLE_OD_UPDATE_SCLK 0x00000001
190 #define DPMTABLE_OD_UPDATE_MCLK 0x00000002
191 #define DPMTABLE_UPDATE_SCLK 0x00000004
192 #define DPMTABLE_UPDATE_MCLK 0x00000008
300 #define CISLANDS_VOLTAGE_CONTROL_NONE 0x0
[all …]
/OK3568_Linux_fs/kernel/drivers/gpu/drm/amd/pm/powerplay/hwmgr/
H A Dsmu7_dyn_defaults.h31 #define SMU7_VOTINGRIGHTSCLIENTS_DFLT0 0x3FFFC102
32 #define SMU7_VOTINGRIGHTSCLIENTS_DFLT1 0x000400
33 #define SMU7_VOTINGRIGHTSCLIENTS_DFLT2 0xC00080
34 #define SMU7_VOTINGRIGHTSCLIENTS_DFLT3 0xC00200
35 #define SMU7_VOTINGRIGHTSCLIENTS_DFLT4 0xC01680
36 #define SMU7_VOTINGRIGHTSCLIENTS_DFLT5 0xC00033
37 #define SMU7_VOTINGRIGHTSCLIENTS_DFLT6 0xC00033
38 #define SMU7_VOTINGRIGHTSCLIENTS_DFLT7 0x3FFFC000
41 #define SMU7_THERMALPROTECTCOUNTER_DFLT 0x200
42 #define SMU7_STATICSCREENTHRESHOLDUNIT_DFLT 0
[all …]
/OK3568_Linux_fs/kernel/Documentation/devicetree/bindings/clock/
H A Dcalxeda.yaml20 const: 0
47 reg = <0x3fffc000 0x1000>;
51 #size-cells = <0>;
54 #clock-cells = <0>;
60 #clock-cells = <0>;
63 reg = <0x108>;
67 #clock-cells = <0>;
70 reg = <0x100>;
74 #clock-cells = <0>;
77 reg = <0x104>;
/OK3568_Linux_fs/kernel/arch/m68k/fpsp040/
H A Dslogn.S75 BOUNDS1: .long 0x3FFEF07D,0x3FFF8841
76 BOUNDS2: .long 0x3FFE8000,0x3FFFC000
78 LOGOF2: .long 0x3FFE0000,0xB17217F7,0xD1CF79AC,0x00000000
80 one: .long 0x3F800000
81 zero: .long 0x00000000
82 infty: .long 0x7F800000
83 negone: .long 0xBF800000
85 LOGA6: .long 0x3FC2499A,0xB5E4040B
86 LOGA5: .long 0xBFC555B5,0x848CB7DB
88 LOGA4: .long 0x3FC99999,0x987D8730
[all …]
/OK3568_Linux_fs/external/rkwifibt/drivers/bcmdhd/include/
H A Dnan.h40 #define NAN_OUI_TYPE 0x13 /* Type/Version */
41 #define NAN_AF_OUI_TYPE 0x18 /* Type/Version */
43 #define NAN_IE_ID 0xdd
66 #define NAN_SRF_BLOOM_MASK 0x01
67 #define NAN_SRF_INCLUDE_MASK 0x02
68 #define NAN_SRF_INDEX_MASK 0x0C
73 #define NAN_BLOOM_CRC32_MASK 0xFFFF
76 #define NAN_ATTR_ID_OFF 0
98 #define NAN_SLOT_DUR_0TU 0
122 #define NAN_MAPID_SPECIFIC_MAP_MASK 0x01 /* apply to specific map */
[all …]
/OK3568_Linux_fs/kernel/drivers/net/wireless/rockchip_wlan/rkwifi/bcmdhd/include/
H A Dnan.h40 #define NAN_OUI_TYPE 0x13 /* Type/Version */
41 #define NAN_AF_OUI_TYPE 0x18 /* Type/Version */
43 #define NAN_IE_ID 0xdd
66 #define NAN_SRF_BLOOM_MASK 0x01
67 #define NAN_SRF_INCLUDE_MASK 0x02
68 #define NAN_SRF_INDEX_MASK 0x0C
73 #define NAN_BLOOM_CRC32_MASK 0xFFFF
76 #define NAN_ATTR_ID_OFF 0
98 #define NAN_SLOT_DUR_0TU 0
122 #define NAN_MAPID_SPECIFIC_MAP_MASK 0x01 /* apply to specific map */
[all …]
/OK3568_Linux_fs/kernel/drivers/net/wireless/rockchip_wlan/infineon/bcmdhd/include/
H A Dnan.h44 #define NAN_OUI_TYPE 0x13 /* Type/Version */
45 #define NAN_AF_OUI_TYPE 0x18 /* Type/Version */
47 #define NAN_IE_ID 0xdd
70 #define NAN_SRF_BLOOM_MASK 0x01
71 #define NAN_SRF_INCLUDE_MASK 0x02
72 #define NAN_SRF_INDEX_MASK 0x0C
77 #define NAN_BLOOM_CRC32_MASK 0xFFFF
80 #define NAN_ATTR_ID_OFF 0
102 #define NAN_SLOT_DUR_0TU 0
127 /* NAN_PUB_AF_CATEGORY 0x04 */
[all …]
/OK3568_Linux_fs/external/rkwifibt/drivers/infineon/include/
H A Dnan.h44 #define NAN_OUI_TYPE 0x13 /* Type/Version */
45 #define NAN_AF_OUI_TYPE 0x18 /* Type/Version */
47 #define NAN_IE_ID 0xdd
70 #define NAN_SRF_BLOOM_MASK 0x01
71 #define NAN_SRF_INCLUDE_MASK 0x02
72 #define NAN_SRF_INDEX_MASK 0x0C
77 #define NAN_BLOOM_CRC32_MASK 0xFFFF
80 #define NAN_ATTR_ID_OFF 0
102 #define NAN_SLOT_DUR_0TU 0
127 /* NAN_PUB_AF_CATEGORY 0x04 */
[all …]
/OK3568_Linux_fs/kernel/drivers/net/wireless/rockchip_wlan/cywdhd/bcmdhd/include/
H A Dnan.h44 #define NAN_OUI_TYPE 0x13 /* Type/Version */
45 #define NAN_AF_OUI_TYPE 0x18 /* Type/Version */
47 #define NAN_IE_ID 0xdd
70 #define NAN_SRF_BLOOM_MASK 0x01
71 #define NAN_SRF_INCLUDE_MASK 0x02
72 #define NAN_SRF_INDEX_MASK 0x0C
77 #define NAN_BLOOM_CRC32_MASK 0xFFFF
80 #define NAN_ATTR_ID_OFF 0
102 #define NAN_SLOT_DUR_0TU 0
127 /* NAN_PUB_AF_CATEGORY 0x04 */
[all …]
/OK3568_Linux_fs/kernel/drivers/net/wireless/rockchip_wlan/rkwifi/bcmdhd_indep_power/include/
H A Dnan.h44 #define NAN_OUI_TYPE 0x13 /* Type/Version */
45 #define NAN_AF_OUI_TYPE 0x18 /* Type/Version */
47 #define NAN_IE_ID 0xdd
70 #define NAN_SRF_BLOOM_MASK 0x01
71 #define NAN_SRF_INCLUDE_MASK 0x02
72 #define NAN_SRF_INDEX_MASK 0x0C
77 #define NAN_BLOOM_CRC32_MASK 0xFFFF
80 #define NAN_ATTR_ID_OFF 0
98 #define NAN_SLOT_DUR_0TU 0
123 /* NAN_PUB_AF_CATEGORY 0x04 */
[all …]
/OK3568_Linux_fs/kernel/drivers/net/ethernet/realtek/r8168/
H A Dr8168.h49 #define device_set_wakeup_enable(dev, val) do {} while (0)
52 #if LINUX_VERSION_CODE < KERNEL_VERSION(3,14,0)
58 a[0] = b[0]; in ether_addr_copy()
64 #if LINUX_VERSION_CODE < KERNEL_VERSION(3,15,0)
66 #if LINUX_VERSION_CODE < KERNEL_VERSION(3,13,0)
67 #define reinit_completion(x) ((x)->done = 0)
93 } while (0)
121 } while (0)
124 #if LINUX_VERSION_CODE < KERNEL_VERSION(4,0,0)
131 #endif //LINUX_VERSION_CODE < KERNEL_VERSION(4,0,0)
[all …]
/OK3568_Linux_fs/kernel/arch/m68k/ifpsp060/
H A Dfpsp.sa1 .long 0x60ff0000,0x17400000,0x60ff0000,0x15f40000
2 .long 0x60ff0000,0x02b60000,0x60ff0000,0x04700000
3 .long 0x60ff0000,0x1b100000,0x60ff0000,0x19aa0000
4 .long 0x60ff0000,0x1b5a0000,0x60ff0000,0x062e0000
5 .long 0x60ff0000,0x102c0000,0x51fc51fc,0x51fc51fc
6 .long 0x51fc51fc,0x51fc51fc,0x51fc51fc,0x51fc51fc
7 .long 0x51fc51fc,0x51fc51fc,0x51fc51fc,0x51fc51fc
8 .long 0x51fc51fc,0x51fc51fc,0x51fc51fc,0x51fc51fc
9 .long 0x2f00203a,0xff2c487b,0x0930ffff,0xfef8202f
10 .long 0x00044e74,0x00042f00,0x203afef2,0x487b0930
[all …]
/OK3568_Linux_fs/kernel/arch/m68k/ifpsp060/src/
H A Dfplsp.S37 short 0x0000
39 short 0x0000
41 short 0x0000
44 short 0x0000
46 short 0x0000
48 short 0x0000
51 short 0x0000
53 short 0x0000
55 short 0x0000
58 short 0x0000
[all …]
H A Dfpsp.S43 set _off_bsun, 0x00
44 set _off_snan, 0x04
45 set _off_operr, 0x08
46 set _off_ovfl, 0x0c
47 set _off_unfl, 0x10
48 set _off_dz, 0x14
49 set _off_inex, 0x18
50 set _off_fline, 0x1c
51 set _off_fpu_dis, 0x20
52 set _off_trap, 0x24
[all …]