Home
last modified time | relevance | path

Searched +full:- +full:- +full:id (Results 1 – 25 of 1044) sorted by relevance

12345678910>>...42

/rk3399_rockchip-uboot/drivers/ata/
H A Dlibata.c6 * SPDX-License-Identifier: GPL-2.0+
11 u64 ata_id_n_sectors(u16 *id) in ata_id_n_sectors() argument
13 if (ata_id_has_lba(id)) { in ata_id_n_sectors()
14 if (ata_id_has_lba48(id)) in ata_id_n_sectors()
15 return ata_id_u64(id, ATA_ID_LBA48_SECTORS); in ata_id_n_sectors()
17 return ata_id_u32(id, ATA_ID_LBA_SECTORS); in ata_id_n_sectors()
43 static void ata_id_string(const u16 *id, unsigned char *s, in ata_id_string() argument
49 c = id[ofs] >> 8; in ata_id_string()
53 c = id[ofs] & 0xff; in ata_id_string()
58 len -= 2; in ata_id_string()
[all …]
/rk3399_rockchip-uboot/include/
H A Dflash.h2 * (C) Copyright 2000-2005
5 * SPDX-License-Identifier: GPL-2.0+
15 /*-----------------------------------------------------------------------
32 ushort vendor; /* the primary vendor id */
37 ushort manufacturer_id; /* manufacturer id */
38 ushort device_id; /* device id */
39 ushort device_id2; /* extended device id */
46 const char *name; /* human-readable name */
51 #ifdef CONFIG_CFI_FLASH /* DM-specific parts */
121 /*-----------------------------------------------------------------------
[all …]
H A Dremoteproc.h3 * Texas Instruments Incorporated - http://www.ti.com/
4 * SPDX-License-Identifier: GPL-2.0+
16 #include <dm/platdata.h> /* For platform data support - non dt world */
19 * enum rproc_mem_type - What type of memory model does the rproc use
32 * struct dm_rproc_uclass_pdata - platform data for a CPU
33 * @name: Platform-specific way of naming the Remote proc
48 * struct dm_rproc_ops - Operations that are provided by remote proc driver
50 * Return 0 on success, -ve error on fail
53 * addr- Address of the binary image to be loaded
54 * size- Size of the binary image to be loaded
[all …]
H A Dlibata.h2 * Copyright 2003-2004 Red Hat, Inc. All rights reserved.
3 * Copyright 2003-2004 Jeff Garzik
8 * SPDX-License-Identifier: GPL-2.0+
85 ATA_UDMA_MASK_40C = ATA_UDMA2, /* udma0-2 */
87 /* DMA-related */
90 ATA_PRD_EOT = (1 << 31), /* end-of-table flag */
103 ATA_NIEN = (1 << 1), /* disable-irq flag */
116 ATA_IDNF = (1 << 4), /* ID not found */
220 SETFEATURES_SPINUP = 0x07, /* Spin-up drive */
306 ATA_TFLAG_LBA48 = (1 << 0), /* enable 48-bit LBA and "HOB" */
[all …]
/rk3399_rockchip-uboot/drivers/clk/
H A Dclk_sandbox.c4 * SPDX-License-Identifier: GPL-2.0
8 #include <clk-uclass.h>
20 struct sandbox_clk_priv *priv = dev_get_priv(clk->dev); in sandbox_clk_get_rate()
22 if (clk->id >= SANDBOX_CLK_ID_COUNT) in sandbox_clk_get_rate()
23 return -EINVAL; in sandbox_clk_get_rate()
25 return priv->rate[clk->id]; in sandbox_clk_get_rate()
30 struct sandbox_clk_priv *priv = dev_get_priv(clk->dev); in sandbox_clk_set_rate()
33 if (clk->id >= SANDBOX_CLK_ID_COUNT) in sandbox_clk_set_rate()
34 return -EINVAL; in sandbox_clk_set_rate()
37 return -EINVAL; in sandbox_clk_set_rate()
[all …]
H A Dclk_zynq.c8 * SPDX-License-Identifier: GPL-2.0+
12 #include <clk-uclass.h>
56 static void *zynq_clk_get_register(enum zynq_clk id) in zynq_clk_get_register() argument
58 switch (id) { in zynq_clk_get_register()
60 return &slcr_base->arm_pll_ctrl; in zynq_clk_get_register()
62 return &slcr_base->ddr_pll_ctrl; in zynq_clk_get_register()
64 return &slcr_base->io_pll_ctrl; in zynq_clk_get_register()
66 return &slcr_base->lqspi_clk_ctrl; in zynq_clk_get_register()
68 return &slcr_base->smc_clk_ctrl; in zynq_clk_get_register()
70 return &slcr_base->pcap_clk_ctrl; in zynq_clk_get_register()
[all …]
H A Dclk_sandbox_test.c4 * SPDX-License-Identifier: GPL-2.0
30 &sbct->clks[i]); in sandbox_clk_test_get()
42 return clk_get_bulk(dev, &sbct->bulk); in sandbox_clk_test_get_bulk()
45 ulong sandbox_clk_test_get_rate(struct udevice *dev, int id) in sandbox_clk_test_get_rate() argument
49 if (id < 0 || id >= SANDBOX_CLK_TEST_ID_COUNT) in sandbox_clk_test_get_rate()
50 return -EINVAL; in sandbox_clk_test_get_rate()
52 return clk_get_rate(&sbct->clks[id]); in sandbox_clk_test_get_rate()
55 ulong sandbox_clk_test_set_rate(struct udevice *dev, int id, ulong rate) in sandbox_clk_test_set_rate() argument
59 if (id < 0 || id >= SANDBOX_CLK_TEST_ID_COUNT) in sandbox_clk_test_set_rate()
60 return -EINVAL; in sandbox_clk_test_set_rate()
[all …]
/rk3399_rockchip-uboot/drivers/clk/tegra/
H A Dtegra-car-clk.c4 * SPDX-License-Identifier: GPL-2.0
8 #include <clk-uclass.h>
11 #include <asm/arch-tegra/clk_rst.h>
15 debug("%s(clk=%p) (dev=%p, id=%lu)\n", __func__, clk, clk->dev, in tegra_car_clk_request()
16 clk->id); in tegra_car_clk_request()
26 if (clk->id >= PERIPH_ID_COUNT) in tegra_car_clk_request()
27 return -EINVAL; in tegra_car_clk_request()
34 debug("%s(clk=%p) (dev=%p, id=%lu)\n", __func__, clk, clk->dev, in tegra_car_clk_free()
35 clk->id); in tegra_car_clk_free()
44 debug("%s(clk=%p) (dev=%p, id=%lu)\n", __func__, clk, clk->dev, in tegra_car_clk_get_rate()
[all …]
/rk3399_rockchip-uboot/drivers/mtd/nand/raw/
H A Drockchip_nand_spl_v9.c2 * Copyright (c) 2017 Yifeng Zhao <yifeng.zhao@rock-chips.com>
4 * SPDX-License-Identifier: GPL-2.0+
78 u8 id[5]; member
91 writel(0, rknand->regs + NANDC_REG_V9_RANDMZ); in nandc_init()
92 writel(0, rknand->regs + NANDC_REG_V9_DMA_CFG); in nandc_init()
93 writel(0x02000001, rknand->regs + NANDC_REG_V9_BCHCTL); in nandc_init()
94 writel(0x1081, rknand->regs + NANDC_REG_V9_FMWAIT); in nandc_init()
102 while (timeout--) { in rockchip_nand_wait_dev_ready()
117 if (chipnr != -1) in rockchip_nand_select_chip()
145 writel(reg, rknand->regs + NANDC_REG_V9_FLCTL); in rockchip_nand_pio_xfer_start()
[all …]
H A Drockchip_nand_spl.c2 * Copyright (c) 2017 Yifeng Zhao <yifeng.zhao@rock-chips.com>
4 * SPDX-License-Identifier: GPL-2.0+
82 u8 id[5]; member
95 writel(0x1081, rknand->regs + NANDC_REG_V6_FMWAIT); in nandc_init()
103 while (timeout--) { in rockchip_nand_wait_dev_ready()
118 if (chipnr != -1) in rockchip_nand_select_chip()
143 reg = readl(rknand->regs + NANDC_REG_V6_BCHCTL); in rockchip_nand_pio_xfer_start()
145 writel(reg, rknand->regs + NANDC_REG_V6_BCHCTL); in rockchip_nand_pio_xfer_start()
150 writel(reg, rknand->regs + NANDC_REG_V6_FLCTL); in rockchip_nand_pio_xfer_start()
153 writel(reg, rknand->regs + NANDC_REG_V6_FLCTL); in rockchip_nand_pio_xfer_start()
[all …]
/rk3399_rockchip-uboot/include/dm/
H A Duclass.h7 * SPDX-License-Identifier: GPL-2.0+
14 #include <dm/uclass-id.h>
19 * struct uclass - a U-Boot drive class, collecting together similar drivers
25 * There may be drivers for on-chip SoC GPIO banks, I2C GPIO expanders and
52 * struct uclass_driver - Driver for the uclass
58 * @id: ID number of this uclass
67 * @priv_auto_alloc_size: If non-zero this is the size of the private data
68 * to be allocated in the uclass's ->priv pointer. If zero, then the uclass
72 * value is non-zero.
74 * owned by the uclass as 'dev->uclass_platdata'. If the value is non-zero,
[all …]
H A Duclass-internal.h7 * SPDX-License-Identifier: GPL-2.0+
16 * uclass_get_device_tail() - handle the end of a get_device call
21 * @ret: Error to return. If non-zero then the device is not probed
23 * @return ret, if non-zero, else the result of the device_probe() call
28 * uclass_find_device() - Return n-th child of uclass
29 * @id: Id number of the uclass
33 * The device is not prepared for use - this is an internal function.
39 int uclass_find_device(enum uclass_id id, int index, struct udevice **devp);
42 * uclass_find_first_device() - Return the first device in a uclass
43 * @id: Id number of the uclass
[all …]
/rk3399_rockchip-uboot/drivers/core/
H A Duclass.c7 * SPDX-License-Identifier: GPL-2.0+
15 #include <dm/device-internal.h>
18 #include <dm/uclass-internal.h>
27 if (!gd->dm_root) in uclass_find()
32 * id to node. in uclass_find()
34 list_for_each_entry(uc, &gd->uclass_root, sibling_node) { in uclass_find()
35 if (uc->uc_drv->id == key) in uclass_find()
38 if (uc->uc_drv->id == UCLASS_ROOT) in uclass_find()
46 * uclass_add() - Create new uclass in list
47 * @id: Id number to create
[all …]
/rk3399_rockchip-uboot/cmd/
H A Dremoteproc.c3 * Texas Instruments Incorporated - http://www.ti.com/
4 * SPDX-License-Identifier: GPL-2.0+
14 * print_remoteproc_list() - print all the remote processor devices
37 switch (uc_pdata->mem_type) { in print_remoteproc_list()
45 printf("%d - Name:'%s' type:'%s' supports: %s%s%s%s%s%s\n", in print_remoteproc_list()
46 dev->seq, in print_remoteproc_list()
47 uc_pdata->name, in print_remoteproc_list()
49 ops->load ? "load " : "", in print_remoteproc_list()
50 ops->start ? "start " : "", in print_remoteproc_list()
51 ops->stop ? "stop " : "", in print_remoteproc_list()
[all …]
H A Djffs2.c9 * Kai-Uwe Bloem, Auerswald GmbH & Co KG, <linux-development@auerswald.de>
18 * $Id: cmdlinepart.c,v 1.17 2004/11/26 11:18:47 lavinen Exp $
19 * Copyright 2002 SYSGO Real-Time Solutions GmbH
21 * SPDX-License-Identifier: GPL-2.0+
27 * 'partition' - keeps current partition identifier
29 * partition := <part-id>
30 * <part-id> := <dev-id>,part_num
33 * 'mtdids' - linux kernel mtd device id <-> u-boot device id mapping
37 * <idmap> := <dev-id>=<mtd-id>
38 * <dev-id> := 'nand'|'nor'|'onenand'<dev-num>
[all …]
H A Dmtdparts.c9 * Kai-Uwe Bloem, Auerswald GmbH & Co KG, <linux-development@auerswald.de>
21 * $Id: cmdlinepart.c,v 1.17 2004/11/26 11:18:47 lavinen Exp $
22 * Copyright 2002 SYSGO Real-Time Solutions GmbH
24 * SPDX-License-Identifier: GPL-2.0+
30 * 'partition' - keeps current partition identifier
32 * partition := <part-id>
33 * <part-id> := <dev-id>,part_num
36 * 'mtdids' - linux kernel mtd device id <-> u-boot device id mapping
40 * <idmap> := <dev-id>=<mtd-id>
41 * <dev-id> := 'nand'|'nor'|'onenand'|'spi-nand'<dev-num>
[all …]
/rk3399_rockchip-uboot/arch/arm/mach-tegra/
H A Dpowergate.c4 * SPDX-License-Identifier: GPL-2.0
23 static int tegra_powergate_set(enum tegra_powergate id, bool state) in tegra_powergate_set() argument
25 u32 value, mask = state ? (1 << id) : 0, old_mask; in tegra_powergate_set()
29 old_mask = value & (1 << id); in tegra_powergate_set()
34 writel(PWRGATE_TOGGLE_START | id, NV_PA_PMC_BASE + PWRGATE_TOGGLE); in tegra_powergate_set()
40 if ((value & (1 << id)) == mask) in tegra_powergate_set()
44 return -ETIMEDOUT; in tegra_powergate_set()
47 int tegra_powergate_power_on(enum tegra_powergate id) in tegra_powergate_power_on() argument
49 return tegra_powergate_set(id, true); in tegra_powergate_power_on()
52 int tegra_powergate_power_off(enum tegra_powergate id) in tegra_powergate_power_off() argument
[all …]
/rk3399_rockchip-uboot/arch/arm/cpu/pxa/
H A Dcpuinfo.c6 * SPDX-License-Identifier: GPL-2.0+
37 uint32_t id = pxa_get_cpuid(); in cpu_is_pxa25x() local
38 id &= CPU_MASK_PXA_PRODID; in cpu_is_pxa25x()
39 return id == CPU_VALUE_PXA25X; in cpu_is_pxa25x()
44 uint32_t id = pxa_get_cpuid(); in cpu_is_pxa27x() local
45 id &= CPU_MASK_PXA_PRODID; in cpu_is_pxa27x()
46 return id == CPU_VALUE_PXA27X; in cpu_is_pxa27x()
51 uint32_t id = pxa_get_cpuid(); in cpu_is_pxa27xm() local
52 return ((id & CPU_MASK_PXA_PRODID) == CPU_VALUE_PXA27X) && in cpu_is_pxa27xm()
53 ((id & CPU_MASK_PXA_REVID) == 8); in cpu_is_pxa27xm()
[all …]
/rk3399_rockchip-uboot/drivers/reset/
H A Dtegra-car-reset.c4 * SPDX-License-Identifier: GPL-2.0
9 #include <reset-uclass.h>
11 #include <asm/arch-tegra/clk_rst.h>
15 debug("%s(reset_ctl=%p) (dev=%p, id=%lu)\n", __func__, reset_ctl, in tegra_car_reset_request()
16 reset_ctl->dev, reset_ctl->id); in tegra_car_reset_request()
19 if (reset_ctl->id >= PERIPH_ID_COUNT) in tegra_car_reset_request()
20 return -EINVAL; in tegra_car_reset_request()
27 debug("%s(reset_ctl=%p) (dev=%p, id=%lu)\n", __func__, reset_ctl, in tegra_car_reset_free()
28 reset_ctl->dev, reset_ctl->id); in tegra_car_reset_free()
35 debug("%s(reset_ctl=%p) (dev=%p, id=%lu)\n", __func__, reset_ctl, in tegra_car_reset_assert()
[all …]
H A Dreset-rockchip.c4 * SPDX-License-Identifier: GPL-2.0
9 #include <reset-uclass.h>
20 struct rockchip_reset_priv *priv = dev_get_priv(reset_ctl->dev); in rockchip_reset_request()
22 debug("%s(reset_ctl=%p) (dev=%p, id=%lu) (sf_reset_num=%d)\n", __func__, in rockchip_reset_request()
23 reset_ctl, reset_ctl->dev, reset_ctl->id, priv->sf_reset_num); in rockchip_reset_request()
25 if (reset_ctl->id / 16 >= priv->sf_reset_num) in rockchip_reset_request()
26 return -EINVAL; in rockchip_reset_request()
33 debug("%s(reset_ctl=%p) (dev=%p, id=%lu)\n", __func__, reset_ctl, in rockchip_reset_free()
34 reset_ctl->dev, reset_ctl->id); in rockchip_reset_free()
41 struct rockchip_reset_priv *priv = dev_get_priv(reset_ctl->dev); in rockchip_reset_assert()
[all …]
/rk3399_rockchip-uboot/arch/m68k/cpu/mcf5445x/
H A Dcpu.c3 * (C) Copyright 2000-2003
6 * Copyright (C) 2004-2007, 2012 Freescale Semiconductor, Inc.
7 * TsiChung Liew (Tsi-Chung.Liew@freescale.com)
9 * SPDX-License-Identifier: GPL-2.0+
26 out_8(&rcm->rcr, RCM_RCR_FRCRSTOUT); in do_reset()
28 setbits_8(&rcm->rcr, RCM_RCR_SOFTRST); in do_reset()
38 u16 id = 0; in checkcpu() local
42 msk = (in_be16(&ccm->cir) >> 6); in checkcpu()
43 ver = (in_be16(&ccm->cir) & 0x003f); in checkcpu()
46 id = 54455; in checkcpu()
[all …]
/rk3399_rockchip-uboot/drivers/clk/rockchip/
H A Dclk_rk3528.c1 // SPDX-License-Identifier: GPL-2.0
4 * Author: Joseph Chen <chenjh@rock-chips.com>
8 #include <clk-uclass.h>
17 #include <dt-bindings/clock/rk3528-cru.h>
27 * - frac mode: refdiv can be 1 or 2 only
28 * - int mode: refdiv has no special limit
29 * - VCO range: [950, 3800] MHZ
32 * - int mode: refdiv can be 1 or 2 only
33 * - VCO range: [475, 1900] MHZ
89 /* sign-off: _aclk_m_core: 550M, _pclk_dbg: 137.5M, */
[all …]
/rk3399_rockchip-uboot/arch/m68k/cpu/mcf547x_8x/
H A Dcpu.c3 * (C) Copyright 2000-2003
6 * Copyright (C) 2004-2007, 2012 Freescale Semiconductor, Inc.
7 * TsiChung Liew (Tsi-Chung.Liew@freescale.com)
9 * SPDX-License-Identifier: GPL-2.0+
26 out_be16(&gptmr->pre, 10); in do_reset()
27 out_be16(&gptmr->cnt, 1); in do_reset()
30 out_8(&gptmr->mode, GPT_TMS_SGPIO); in do_reset()
31 out_8(&gptmr->ctrl, GPT_CTRL_WDEN | GPT_CTRL_CE); in do_reset()
40 u16 id = 0; in checkcpu() local
44 switch ((in_be32(&siu->jtagid) & 0x000FF000) >> 12) { in checkcpu()
[all …]
/rk3399_rockchip-uboot/arch/arm/dts/
H A Dkeystone-k2hk-clocks.dtsi2 * Copyright 2013-2014 Texas Instruments, Inc.
13 #clock-cells = <0>;
14 compatible = "ti,keystone,pll-clock";
16 clock-output-names = "arm-pll-clk";
18 reg-names = "control";
22 #clock-cells = <0>;
23 compatible = "ti,keystone,main-pll-clock";
26 reg-names = "control", "multiplier", "post-divider";
30 #clock-cells = <0>;
31 compatible = "ti,keystone,pll-clock";
[all …]
/rk3399_rockchip-uboot/arch/arm/include/asm/arch-tegra/
H A Dclock.h4 * SPDX-License-Identifier: GPL-2.0+
30 * register. As such, the U-Boot clock driver is currently a bit lazy, and
40 #include <asm/arch/clock-tables.h>
53 * @param id clock id
62 unsigned long clock_start_pll(enum clock_id id, u32 divm, u32 divn,
68 * @param clkid clock id
69 * @param pllout pll output id
72 * @return 0 if ok, -1 on error (invalid clock id or no suitable divider)
78 * Read low-level parameters of a PLL.
80 * @param id clock id to read (note: USB is not supported)
[all …]

12345678910>>...42