Home
last modified time | relevance | path

Searched defs:val (Results 326 – 350 of 387) sorted by relevance

1...<<111213141516

/rk3399_ARM-atf/plat/mediatek/mt8195/drivers/spm/
H A Dmt_spm_cond.c63 unsigned int reg, val, idx; in is_clkmux_pdn() local
/rk3399_ARM-atf/drivers/st/pmic/
H A Dstm32mp_pmic2.c470 uint8_t val; in initialize_pmic() local
/rk3399_ARM-atf/plat/imx/common/
H A Dimx_sip_handler.c171 uint32_t val; in imx_src_handler() local
/rk3399_ARM-atf/common/
H A Dfdt_fixup.c562 void *val; in fdt_adjust_gic_redist() local
/rk3399_ARM-atf/services/std_svc/drtm/
H A Ddrtm_main.c326 static int drtm_dl_check_features_sanity(uint32_t val) in drtm_dl_check_features_sanity()
/rk3399_ARM-atf/drivers/ufs/
H A Dufs.c195 int ufshc_dme_get(unsigned int attr, unsigned int idx, unsigned int *val) in ufshc_dme_get()
228 int ufshc_dme_set(unsigned int attr, unsigned int idx, unsigned int val) in ufshc_dme_set()
/rk3399_ARM-atf/plat/intel/soc/common/
H A Dsocfpga_sip_svc.c506 uint32_t intel_secure_reg_write(uint64_t reg_addr, uint32_t val,
527 uint32_t val, uint32_t *retval)
824 volatile uint64_t val; local
/rk3399_ARM-atf/lib/libfdt/
H A Dfdt_sw.c325 int fdt_property(void *fdt, const char *name, const void *val, int len) in fdt_property()
/rk3399_ARM-atf/plat/mediatek/include/drivers/pmic/
H A Dpmic_set_lowpower.h191 uint8_t mask, uint8_t val) in pmic_spmi_update_bits()
/rk3399_ARM-atf/plat/rockchip/rk3368/drivers/soc/
H A Dsoc.h123 #define REG_VAL_CLRBITS(val, bits_shift, msk) \ argument
/rk3399_ARM-atf/plat/mediatek/mt8192/drivers/spm/
H A Dmt_spm_vcorefs.h47 uint32_t val; member
/rk3399_ARM-atf/plat/rockchip/rk3328/drivers/pmu/
H A Dpmu.c218 uint32_t val; in rockchip_soc_system_off() local
/rk3399_ARM-atf/drivers/mentor/i2c/
H A Dmi2cv.c247 int val; in mentor_i2c_bus_speed_set() local
/rk3399_ARM-atf/plat/mediatek/drivers/spm/mt8188/
H A Dmt_spm_cond.c64 unsigned int reg, val, idx; in check_clkmux_pdn() local
/rk3399_ARM-atf/plat/rockchip/px30/drivers/pmu/
H A Dpmu.c872 uint32_t val = BITS_WITH_WMASK(mode, 0x3, PLL_MODE_SHIFT(pll_id)); in pll_set_mode() local
1009 uint32_t val; in rockchip_soc_system_off() local
/rk3399_ARM-atf/drivers/marvell/comphy/
H A Dphy-comphy-3700.c263 uint16_t val; in comphy_sgmii_phy_init() local
/rk3399_ARM-atf/drivers/scmi-msg/
H A Dsensor.h92 struct scmi_sensor_val val; member
/rk3399_ARM-atf/include/plat/marvell/odyssey/csr/
H A Dody-csrs-sam.h269 uint64_t val : 1; member
349 uint64_t val : 1; member
/rk3399_ARM-atf/plat/hisilicon/hikey/
H A Dhisi_dvfs.c85 uint32_t val, uint32_t mask) in write_reg_mask()
/rk3399_ARM-atf/plat/xilinx/zynqmp/pm_service/
H A Dpm_client.c312 uint32_t val; in pm_client_wakeup() local
H A Dzynqmp_pm_api_sys.c1335 uint32_t val; in pm_clock_setdivider() local
1390 uint32_t val; in pm_clock_getdivider() local
/rk3399_ARM-atf/include/drivers/nxp/crypto/caam/
H A Dsec_hw_specific.h215 #define SET_JR_REG(name, jr, val) \ argument
218 #define SET_JR_REG_LO(name, jr, val) \ argument
/rk3399_ARM-atf/drivers/nxp/clk/s32cc/include/
H A Ds32cc-clk-regs.h79 #define MC_CGM_MUXn_CSC_SELCTL(val) (MC_CGM_MUXn_CSC_SELCTL_MASK & ((val) \ argument
/rk3399_ARM-atf/plat/intel/soc/agilex5/soc/
H A Dagilex5_iossm_mailbox.c26 uint32_t val; in wait_for_bit() local
/rk3399_ARM-atf/drivers/arm/mhu/
H A Dmhu_v2_x.c209 uint32_t channel, uint32_t val) in mhu_v2_x_channel_send()

1...<<111213141516