Home
last modified time | relevance | path

Searched defs:val (Results 251 – 275 of 387) sorted by relevance

1...<<111213141516

/rk3399_ARM-atf/plat/mediatek/mt8186/drivers/spm/constraints/
H A Dmt_spm_rc_bus26m.c152 int spm_update_rc_bus26m(int state_id, int type, const void *val) in spm_update_rc_bus26m()
/rk3399_ARM-atf/plat/mediatek/include/lpm/
H A Dmt_lp_api.h42 struct mt_lpm_pubevent_data val; member
/rk3399_ARM-atf/bl1/
H A Dbl1_main.c87 u_register_t val; in PMF_REGISTER_SERVICE() local
/rk3399_ARM-atf/include/lib/
H A Dutils_def.h94 #define UPDATE_REG_FIELD(regfield, reg, val) \ argument
109 #define div_round_up(val, div) __extension__ ({ \ argument
/rk3399_ARM-atf/include/lib/el3_runtime/aarch64/
H A Dcontext.h267 #define write_ctx_reg(ctx, offset, val) (((ctx)->ctx_regs[(offset) >> DWORD_SHIFT]) \ argument
438 static inline void write_ctx_sctlr_el1_reg_errata(cpu_context_t *ctx, u_register_t val) in write_ctx_sctlr_el1_reg_errata()
448 static inline void write_ctx_tcr_el1_reg_errata(cpu_context_t *ctx, u_register_t val) in write_ctx_tcr_el1_reg_errata()
/rk3399_ARM-atf/plat/marvell/armada/a3k/common/
H A Dcm3_system_reset.c49 uint32_t val; in a3700_gicd_ctlr_clear_bits() local
/rk3399_ARM-atf/plat/nvidia/tegra/drivers/memctrl/
H A Dmemctrl_v2.c177 uint64_t val; in tegra_lock_videomem_nonoverlap() local
/rk3399_ARM-atf/plat/mediatek/mt8195/drivers/spm/
H A Dmt_spm_vcorefs.c359 static void spm_vcorefs_pwarp_cmd(uint64_t cmd, uint64_t val) in spm_vcorefs_pwarp_cmd()
/rk3399_ARM-atf/plat/mediatek/drivers/spm/mt8189/constraints/
H A Dmt_spm_rc_bus26m.c101 int spm_update_rc_bus26m(int state_id, int type, const void *val) in spm_update_rc_bus26m()
/rk3399_ARM-atf/plat/mediatek/mt8192/drivers/dfd/
H A Dplat_dfd.h14 #define sync_writel(addr, val) do { mmio_write_32((addr), (val)); \ argument
/rk3399_ARM-atf/plat/renesas/common/
H A Dbl2_cpg_init.c48 uint32_t val; member
/rk3399_ARM-atf/plat/mediatek/mt8183/drivers/spm/
H A Dspm.c230 uint32_t val, mask, isr; in spm_set_wakeup_event() local
/rk3399_ARM-atf/plat/mediatek/drivers/gicv3/
H A Dmt_gic_v3.c51 uint32_t val; in mt_irq_get_pending() local
/rk3399_ARM-atf/drivers/arm/gic/v3/
H A Dgic-x00.c51 static void gicr_write_pwrr(uintptr_t base, unsigned int val) in gicr_write_pwrr()
H A Dgicrv3_helpers.c29 void gicr_write_ipriorityr(uintptr_t base, unsigned int id, unsigned int val) in gicr_write_ipriorityr()
/rk3399_ARM-atf/drivers/nxp/ddr/nxp-ddr/
H A Dutility.c110 uint32_t val, nodeid; in disable_unused_ddrc() local
H A Dddrc.c151 unsigned long val; in dump_ddrc() local
/rk3399_ARM-atf/include/bl31/
H A Dinterrupt_mgmt.h78 #define set_interrupt_src_ss(flag, val) ((flag) |= (val) << INTR_SRC_SS_FLAG_SHIFT) argument
/rk3399_ARM-atf/plat/nxp/soc-ls1046a/
H A Dsoc.c237 uint32_t rcw_src, val; in get_boot_dev() local
/rk3399_ARM-atf/plat/imx/imx8m/imx8mq/
H A Dimx8mq_bl31_setup.c133 unsigned int val; in bl31_tz380_setup() local
/rk3399_ARM-atf/plat/mediatek/mt8173/
H A Dplat_pm.c128 uint64_t val; in mt_save_generic_timer() local
155 uint64_t val; in mt_restore_generic_timer() local
/rk3399_ARM-atf/drivers/st/pmic/
H A Dstpmic1.c672 uint8_t val; in stpmic1_is_regulator_enabled() local
892 uint8_t val; in stpmic1_register_update() local
/rk3399_ARM-atf/drivers/st/clk/
H A Dclk-stm32-core.c239 unsigned int val) in _get_table_div()
253 unsigned int val, unsigned long flags, in _get_div()
731 uint32_t val = 0; in clk_stm32_div_get_value() local
744 uint32_t val = clk_stm32_div_get_value(priv, div_id); in _clk_stm32_divider_recalc() local
1078 uint32_t val = fdt32_to_cpu(cell[i]); in stm32_clk_parse_fdt_by_name() local
/rk3399_ARM-atf/plat/mediatek/mt8192/drivers/spm/
H A Dmt_spm_internal.c354 uint32_t val, mask; in __spm_set_wakeup_event() local
/rk3399_ARM-atf/plat/nvidia/tegra/soc/t186/drivers/se/
H A Dse_private.h95 static inline void tegra_se_write_32(uint32_t offset, uint32_t val) in tegra_se_write_32()

1...<<111213141516