Home
last modified time | relevance | path

Searched defs:_name (Results 1 – 12 of 12) sorted by relevance

/optee_os/core/drivers/clk/
H A Dclk-stm32-core.h170 #define STM32_FIXED_RATE(_name, _rate)\ argument
181 #define STM32_FIXED_FACTOR(_name, _parent, _flags, _mult, _div)\ argument
194 #define STM32_GATE(_name, _parent, _flags, _gate_id)\ argument
206 #define STM32_DIVIDER(_name, _parent, _flags, _div_id)\ argument
218 #define STM32_MUX(_name, _nb_parents, _parents, _flags, _mux_id)\ argument
230 #define STM32_GATE_READY(_name, _parent, _flags, _gate_id)\ argument
242 #define STM32_COMPOSITE(_name, _nb_parents, _parents, _flags,\ argument
H A Dclk-stm32mp21.c695 #define OSCILLATOR(idx_osc, _name, _gate_id, _bypass, _css, _drive) \ argument
2507 #define STM32_OSC(_name, _flags, _gate_id)\ argument
2519 #define STM32_OSC_MSI(_name, _flags, _gate_id)\ argument
2531 #define STM32_OSC_KER(_name)\ argument
2539 #define STM32_OSC_KERON(_name, _parent, _gate_id)\ argument
2550 #define STM32_HSE_DIV2(_name, _parent, _flags, _gate_id)\ argument
2562 #define STM32_HSE_RTC(_name, _parent, _flags, _div_id)\ argument
2574 #define STM32_PLL1(_name, _flags, _mux_id)\ argument
2586 #define STM32_PLL2(_name, _flags, _reg, _gate_id, _mux_id)\ argument
2600 #define STM32_PLLS(_name, _flags, _reg, _gate_id, _mux_id)\ argument
[all …]
H A Dclk-stm32mp25.c733 #define OSCILLATOR(idx_osc, _name, _gate_id, _bypass, _css, _drive) \ argument
2528 #define STM32_OSC(_name, _flags, _gate_id)\ argument
2540 #define STM32_OSC_MSI(_name, _flags, _gate_id)\ argument
2552 #define STM32_HSE_DIV2(_name, _parent, _flags, _gate_id)\ argument
2564 #define STM32_HSE_RTC(_name, _parent, _flags, _div_id)\ argument
2576 #define STM32_PLL1(_name, _flags, _mux_id)\ argument
2588 #define STM32_PLL2(_name, _flags, _reg, _gate_id, _mux_id)\ argument
2602 #define STM32_PLL3(_name, _flags, _reg, _gate_id, _mux_id)\ argument
2616 #define STM32_PLLS(_name, _flags, _reg, _gate_id, _mux_id)\ argument
2658 #define STM32_FLEXGEN(_name, _flags, _flex_id)\ argument
[all …]
H A Dclk-stm32mp13.c637 #define OSCILLATOR(idx_osc, _name, _gate_id, _bypass, _css, _drive) \ argument
1941 #define STM32_TIMER(_name, _parent, _flags, _apbdiv, _timpre)\ argument
1954 #define STM32_KCLK(_name, _nb_parents, _parents, _flags, _gate_id, _mux_id)\ argument
1968 #define STM32_PLL_VCO(_name, _nb_parents, _parents, _flags, _reg,\ argument
1983 #define STM32_PLL_OUPUT(_name, _nb_parents, _parents, _flags,\ argument
2030 #define STM32_OSCILLATOR(_name, _gate_id)\ argument
H A Dclk-stm32mp15.c1237 #define CLOCK_NAME(_binding, _name) \ argument
/optee_os/core/arch/arm/plat-stm32mp1/
H A Dscmi_server.c121 #define CLOCK_CELL(_scmi_id, _id, _name, _init_enabled) \ argument
130 #define CLOCK_CELL_DECPROT(_scmi_id, _id, _name, _init_enabled, _etzpc_id) \ argument
139 #define RESET_CELL(_scmi_id, _id, _name) \ argument
147 #define RESET_CELL_DECPROT(_scmi_id, _id, _name, _etzpc_id) \ argument
154 #define VOLTD_CELL(_scmi_id, _dev_id, _priv_id, _priv_name, _name) \ argument
162 #define VOLTD_CELL_PWR(_scmi_id, _priv_id, _name) \ argument
165 #define VOLTD_CELL_IOD(_scmi_id, _priv_id, _name) \ argument
168 #define VOLTD_CELL_VREFBUF(_scmi_id, _name) \ argument
171 #define VOLTD_CELL_PMIC(_scmi_id, _priv_name, _name) \ argument
338 #define PERFD_CELL(_scmi_id, _name) \ argument
/optee_os/core/include/kernel/
H A Dpm.h48 #define PM_HINT_IS_STATE(_x, _name) ((_x) & PM_HINT_ ## _name ## _STATE) argument
71 #define PM_CALLBACK_HANDLE_INITIALIZER(_callback, _handle, _order, _name)\ argument
/optee_os/core/include/mm/
H A Dcore_mmu.h192 #define __register_memory(_name, _type, _addr, _size, _section) \ argument
198 #define __register_memory_ul(_name, _type, _addr, _size, _section) \ argument
203 #define __register_memory_ul(_name, _type, _addr, _size, _section) \ argument
/optee_os/core/drivers/scmi-msg/
H A Dcommon.h28 #define COPY_NAME_IDENTIFIER(_dst_array, _name) \ argument
/optee_os/core/arch/arm/plat-stm32mp1/drivers/
H A Dstm32mp1_pwr.c161 #define DEFINE_REG(_id, _name, _supply) { \ argument
/optee_os/core/drivers/regulator/
H A Dstm32mp13_regulator_iod.c254 #define DEFINE_REG(_id, _name, _supply_name) { \ argument
/optee_os/core/arch/arm/plat-sam/
H A Dscmi_server.c21 #define RESET_CELL(_scmi_id, _id, _name) \ argument