| 5ccb1b20 | 08-May-2021 |
Algea Cao <algea.cao@rock-chips.com> |
drm/rockchip: hdmi: Support baseparameter2
Signed-off-by: Algea Cao <algea.cao@rock-chips.com> Change-Id: I92cb67d2daeca8fa0a4c5c5ceba7230b6aa30d9c |
| 37a2a1a7 | 07-May-2021 |
Sandy Huang <hjc@rock-chips.com> |
video/drm: display: get disp info offset from header
Signed-off-by: Sandy Huang <hjc@rock-chips.com> Change-Id: Iacb9b54150f5d799e486d2003ec17a6708db61c3 |
| 3e39a5a1 | 16-Apr-2021 |
Sandy Huang <hjc@rock-chips.com> |
drm/rockchip: vop2: add support logo scale
Signed-off-by: Sandy Huang <hjc@rock-chips.com> Change-Id: I3bed0053859bc5ccffda47da6fb1ea2bd1f727bd |
| c55d261e | 28-Apr-2021 |
Sandy Huang <hjc@rock-chips.com> |
video/drm: add support rk356x RGB/BT656/BT1120 output
Signed-off-by: Sandy Huang <hjc@rock-chips.com> Change-Id: Iab3be3c22987601b85b3b9d163c35339a2b6354a |
| ac500a1f | 27-Apr-2021 |
Sandy Huang <hjc@rock-chips.com> |
video/drm: vop2: add support bcsh
Signed-off-by: Sandy Huang <hjc@rock-chips.com> Change-Id: I562444063d27839212ce1ec12d0de48476ba7131 |
| 6414e3bc | 30-Apr-2021 |
Sandy Huang <hjc@rock-chips.com> |
video/drm: vop2: add suppor cubic lut
Signed-off-by: Sandy Huang <hjc@rock-chips.com> Change-Id: I5a02c737ba175f4ae65be22d81a0dfa7dd3f85d7 |
| cb17ca6c | 21-Apr-2021 |
Sandy Huang <hjc@rock-chips.com> |
drm/rockchip: drv: init connector id and get disp info from baseparameter2
Signed-off-by: Sandy Huang <hjc@rock-chips.com> Change-Id: I4a602b826ca2a61692fff5e9c664f4e45eee0351 |
| 1147faca | 21-Apr-2021 |
Sandy Huang <hjc@rock-chips.com> |
video/drm: vop2: add suppor gamma config
Signed-off-by: Sandy Huang <hjc@rock-chips.com> Change-Id: If52b6db885ba5f08c6069850d97348b6d80ba8e4 |
| 50a9508e | 21-Apr-2021 |
Sandy Huang <hjc@rock-chips.com> |
video/drm: add support baseparameter v2
Signed-off-by: Sandy Huang <hjc@rock-chips.com> Change-Id: I80770f5282e0702adecf1d15705ff279263e6104 |
| b0989546 | 12-Apr-2021 |
Sandy Huang <hjc@rock-chips.com> |
drm/rockchip: vop2: set vp plane mask policy
Signed-off-by: Sandy Huang <hjc@rock-chips.com> Change-Id: I947969ee52b35bb693b854da5fddcb034111399a |
| 6eff7620 | 12-Apr-2021 |
Sandy Huang <hjc@rock-chips.com> |
video/drm: display: to get plane mask and vp status for vop2
Signed-off-by: Sandy Huang <hjc@rock-chips.com> Change-Id: Ife45a694435ab26b9ad395d420adb7774a5ba530 |
| 58c17f51 | 12-Apr-2021 |
Sandy Huang <hjc@rock-chips.com> |
video/drm: display: add pre_init for connecter
we need to know connecter type before set out plane policy for vop2
Signed-off-by: Sandy Huang <hjc@rock-chips.com> Change-Id: I90f89894089ba35fd7755e
video/drm: display: add pre_init for connecter
we need to know connecter type before set out plane policy for vop2
Signed-off-by: Sandy Huang <hjc@rock-chips.com> Change-Id: I90f89894089ba35fd7755ee4d7584c217d71b052
show more ...
|
| ef891bb5 | 25-Apr-2021 |
Sandy Huang <hjc@rock-chips.com> |
drm/rockchip: vop: fix rk3399 csc r2y ceo error
Signed-off-by: Sandy Huang <hjc@rock-chips.com> Change-Id: Id2ffb391a39396afad37c509b87e66b6b5b0af59 |
| 3fb05486 | 31-Mar-2021 |
Algea Cao <algea.cao@rock-chips.com> |
video/drm: display: Save mode clock
For resolution floating refresh rate such as 59.94 Hz, the only difference between the resolution and its corresponding integer refresh rate resolution is the clo
video/drm: display: Save mode clock
For resolution floating refresh rate such as 59.94 Hz, the only difference between the resolution and its corresponding integer refresh rate resolution is the clock.
Signed-off-by: Algea Cao <algea.cao@rock-chips.com> Change-Id: I7d7b0de1f011e628c29e32c6e3dbc62e4523d153
show more ...
|
| 1f71919f | 04-Feb-2021 |
Shunqing Chen <csq@rock-chips.com> |
drm/rockchip: dw-hdmi: support ddc i2c bus
Signed-off-by: Shunqing Chen <csq@rock-chips.com> Change-Id: Iec5fc4ea5c5c13069a8fe0895222028d1a739edc |
| c613b7ea | 15-Mar-2021 |
Algea Cao <algea.cao@rock-chips.com> |
drm/rockchip: dw-hdmi: Fixe the condition for EDID read failure
Signed-off-by: Algea Cao <algea.cao@rock-chips.com> Change-Id: I558573eb4e5f5665f41f3e00c7bfe07109db150b |
| 0d2d6a97 | 15-Mar-2021 |
Sandy Huang <hjc@rock-chips.com> |
drm/rockchip: vop2: fix display error when reboot loader
Signed-off-by: Sandy Huang <hjc@rock-chips.com> Change-Id: I456673186d0e3433980d7f25be9077b452854287 |
| 63cb669f | 02-Mar-2021 |
Sandy Huang <hjc@rock-chips.com> |
video/drm: vop2: add support two display
Signed-off-by: Sandy Huang <hjc@rock-chips.com> Change-Id: I934097d59556130519624a0c2848996751578bf2 |
| a5afbabd | 25-Feb-2021 |
Sandy Huang <hjc@rock-chips.com> |
video/drm: display: add support rk356x
vop2 not support mirror connector now.
Signed-off-by: Sandy Huang <hjc@rock-chips.com> Change-Id: I2fba9d43ad1d135124dfa0ee0edcb2e5118e0a96 |
| feffd38e | 22-Feb-2021 |
Sandy Huang <hjc@rock-chips.com> |
drm/rockchip: vop2: enable OTP en for rk3566
Signed-off-by: Sandy Huang <hjc@rock-chips.com> Change-Id: Ia44c3dec6b6d5b2f66b87d80a6f209138af05c40 |
| 11f53190 | 21-Feb-2021 |
Sandy Huang <hjc@rock-chips.com> |
drm/rockchip: vop2: add support lvds
Signed-off-by: Sandy Huang <hjc@rock-chips.com> Change-Id: I6814be4bcb8764cb9a6d75022760506ecba0f6c0 |
| aeb5dd22 | 08-Feb-2021 |
Sandy Huang <hjc@rock-chips.com> |
drm/rockchip: lvds: Add support RK356X LVDS
Signed-off-by: Sandy Huang <hjc@rock-chips.com> Change-Id: Id7f31ae8a7090aa0f6f4983facaa798ab73f0b3e |
| 22dd4027 | 08-Feb-2021 |
Sandy Huang <hjc@rock-chips.com> |
video/drm: combo_phy: Add support RK356X LVDS
Signed-off-by: Sandy Huang <hjc@rock-chips.com> Change-Id: Ieb7cf88e00201540388599b063e9c77dd019d8e8 |
| 5f0cde79 | 08-Feb-2021 |
Sandy Huang <hjc@rock-chips.com> |
video/drm: display: add compatible rk356x lvds dts config
after this commit, can support parse the following two config:
1. panel { ...
display-timings { ... };
port@0 {
video/drm: display: add compatible rk356x lvds dts config
after this commit, can support parse the following two config:
1. panel { ...
display-timings { ... };
port@0 { reg = <0>; panel_in_lvds: endpoint { remote-endpoint = <&lvds_out_panel>; }; }; };
2. panel { ...
display-timings { ... };
ports { #address-cells = <1>; #size-cells = <0>;
port@0 { reg = <0>; panel_in_lvds: endpoint { remote-endpoint = <&lvds_out_panel>; }; }; }; };
Signed-off-by: Sandy Huang <hjc@rock-chips.com> Change-Id: Idbcc31bbe29d00fe5ceea1f5041543cdfe9bc34e
show more ...
|
| 7bdd0eb6 | 21-Feb-2021 |
Sandy Huang <hjc@rock-chips.com> |
drm/rockchip: vop2: only port0 support RGB 10BIT output
Signed-off-by: Sandy Huang <hjc@rock-chips.com> Change-Id: I51c5a25705d2cf7ecd05f9ae5e82b98f4536a698 |