| aaf1d8df | 10-Jun-2022 |
Manish Pandey <manish.pandey2@arm.com> |
Merge changes from topic "jc/detect_feat" into integration
* changes: feat(trbe): add trbe under feature detection mechanism feat(brbe): add brbe under feature detection mechanism |
| 7460c41d | 09-Jun-2022 |
Madhukar Pappireddy <madhukar.pappireddy@arm.com> |
Merge "fix(mmc): remove broken, unsecure, unused eMMC RPMB handling" into integration |
| d20052f3 | 04-Apr-2022 |
Zelalem Aweke <zelalem.aweke@arm.com> |
refactor(context mgmt): refactor EL2 context save and restore functions
This patch splits the el2_sysregs_context_save/restore functions into multiple functions based on features. This will allow us
refactor(context mgmt): refactor EL2 context save and restore functions
This patch splits the el2_sysregs_context_save/restore functions into multiple functions based on features. This will allow us to selectively save and restore EL2 context registers based on features enabled for a particular configuration.
For now feature build flags are used to decide which registers to save and restore. The long term plan is to dynamically check for features that are enabled and then save/restore registers accordingly. Splitting el2_sysregs_context_save/restore functions into smaller assembly functions makes that task easier. For more information please take a look at: https://trustedfirmware-a.readthedocs.io/en/latest/design_documents/context_mgmt_rework.html
Signed-off-by: Zelalem Aweke <zelalem.aweke@arm.com> Change-Id: I1819a9de8b70fa35c8f45568908025f790c4808c
show more ...
|
| 65841e66 | 08-Jun-2022 |
Soby Mathew <soby.mathew@arm.com> |
Merge "fix(rme/fid): refactor RME fid macros" into integration |
| 86b015eb | 08-Jun-2022 |
Ahmad Fatoum <a.fatoum@pengutronix.de> |
fix(mmc): remove broken, unsecure, unused eMMC RPMB handling
Replay-protected memory block access is enabled by writing 0x3 to PARTITION_ACCESS (bit[2:0]). Instead the driver is using the first boot
fix(mmc): remove broken, unsecure, unused eMMC RPMB handling
Replay-protected memory block access is enabled by writing 0x3 to PARTITION_ACCESS (bit[2:0]). Instead the driver is using the first boot partition, which does not provide any playback protection. Additionally, it unconditionally activates the first boot partition, potentially breaking boot for SoCs that consult boot partitions, require boot ack or downgrading to an old bootloader if the first partition happens to be the inactive one.
Also, neither enabling or disabling the RPMB observes the PARTITION_SWITCH_TIME. As there are no in-tree users for these functions, drop them for now until a properly functional implementation is added. That one will likely share most code with the existing boot partition switch, which doesn't suffer from the described issues.
Change-Id: Ia4a3f738f60a0dbcc33782f868cfbb1e1c5b664a Signed-off-by: Ahmad Fatoum <a.fatoum@pengutronix.de>
show more ...
|
| 925ce791 | 07-Jun-2022 |
Madhukar Pappireddy <madhukar.pappireddy@arm.com> |
Merge changes from topic "stm32mp-emmc-boot-fip" into integration
* changes: feat(stm32mp1): extend STM32MP_EMMC_BOOT support to FIP format refactor(mmc): replace magic value with new PART_CFG_B
Merge changes from topic "stm32mp-emmc-boot-fip" into integration
* changes: feat(stm32mp1): extend STM32MP_EMMC_BOOT support to FIP format refactor(mmc): replace magic value with new PART_CFG_BOOT_PARTITION_NO_ACCESS refactor(mmc): export user/boot partition switch functions
show more ...
|
| 60942bc9 | 07-Jun-2022 |
Madhukar Pappireddy <madhukar.pappireddy@arm.com> |
Merge changes from topic "st-pinctrl" into integration
* changes: feat(stm32mp1-fdts): change pin-controller to pinctrl feat(st): search pinctrl node by compatible |
| 44fea93b | 11-Mar-2022 |
Yann Gautier <yann.gautier@st.com> |
feat(stm32mp1-fdts): change pin-controller to pinctrl
Due to commit updating kernel yaml file [1], we need to align TF-A DT files to what is done in kernel.
[1] c09acbc499e8 ("dt-bindings: pinctrl:
feat(stm32mp1-fdts): change pin-controller to pinctrl
Due to commit updating kernel yaml file [1], we need to align TF-A DT files to what is done in kernel.
[1] c09acbc499e8 ("dt-bindings: pinctrl: use pinctrl.yaml")
Signed-off-by: Yann Gautier <yann.gautier@st.com> Change-Id: Id717162e42d3959339d6c01883e87a9d4399f5d9
show more ...
|
| b14d3e22 | 11-Mar-2022 |
Yann Gautier <yann.gautier@st.com> |
feat(st): search pinctrl node by compatible
Instead of searching pinctrl node with its name, search with its compatible. This will be necessary before pin-controller name changes to pinctrl due to k
feat(st): search pinctrl node by compatible
Instead of searching pinctrl node with its name, search with its compatible. This will be necessary before pin-controller name changes to pinctrl due to kernel yaml changes.
Signed-off-by: Yann Gautier <yann.gautier@st.com> Change-Id: I00590414fa65e193c6a72941a372bcecac673f60
show more ...
|
| 65a5e1c0 | 07-Jun-2022 |
Manish Pandey <manish.pandey2@arm.com> |
Merge "fix(changelog): fix the broken link to commitlintrc.js" into integration |
| c1284a7f | 07-Jun-2022 |
Jayanth Dodderi Chidanand <jayanthdodderi.chidanand@arm.com> |
fix(changelog): fix the broken link to commitlintrc.js
The link to commitlintrc.js file in the v2.7 changelog is updated.
Change-Id: I24ee736180d8df72b2d831e110a9a3a80a6d9862 Signed-off-by: Jayanth
fix(changelog): fix the broken link to commitlintrc.js
The link to commitlintrc.js file in the v2.7 changelog is updated.
Change-Id: I24ee736180d8df72b2d831e110a9a3a80a6d9862 Signed-off-by: Jayanth Dodderi Chidanand <jayanthdodderi.chidanand@arm.com>
show more ...
|
| 86869f99 | 17-May-2022 |
Venkatesh Yadav Abbarapu <venkatesh.abbarapu@xilinx.com> |
feat(zynqmp): add support for xck24 silicon
Add support for new xck24 device.
Signed-off-by: Michal Simek <michal.simek@xilinx.com> Signed-off-by: Venkatesh Yadav Abbarapu <venkatesh.abbarapu@xilin
feat(zynqmp): add support for xck24 silicon
Add support for new xck24 device.
Signed-off-by: Michal Simek <michal.simek@xilinx.com> Signed-off-by: Venkatesh Yadav Abbarapu <venkatesh.abbarapu@xilinx.com> Change-Id: I913a34d5a48ea665aaa4348f573fc59566dd5a9b
show more ...
|
| fb00dc4a | 12-May-2022 |
Subhasish Ghosh <subhasish.ghosh@arm.com> |
fix(rme/fid): refactor RME fid macros
Refactored RME FID macros to simplify usage.
Signed-off-by: Subhasish Ghosh <subhasish.ghosh@arm.com> Change-Id: I68f51f43d6c100d90069577412c2e495fe7b7e40 |
| 938dfa29 | 06-Jun-2022 |
Madhukar Pappireddy <madhukar.pappireddy@arm.com> |
Merge "feat(imx8mq): add 100us delay after USB OTG SRC bit 0 clear" into integration |
| 8634793e | 06-Jun-2022 |
Madhukar Pappireddy <madhukar.pappireddy@arm.com> |
Merge "fix(imx8mq): correct architected counter frequency" into integration |
| 47c681b7 | 19-May-2022 |
Jayanth Dodderi Chidanand <jayanthdodderi.chidanand@arm.com> |
feat(trbe): add trbe under feature detection mechanism
This change adds "FEAT_TRBE" to be part of feature detection mechanism.
Previously feature enablement flags were of boolean type, containing e
feat(trbe): add trbe under feature detection mechanism
This change adds "FEAT_TRBE" to be part of feature detection mechanism.
Previously feature enablement flags were of boolean type, containing either 0 or 1. With the introduction of feature detection procedure we now support three states for feature enablement build flags(0 to 2).
Accordingly, "ENABLE_TRBE_FOR_NS" flag is now modified from boolean to numeric type to align with the feature detection.
Change-Id: I53d3bc8dc2f6eac63feef22dfd627f3a48480afc Signed-off-by: Jayanth Dodderi Chidanand <jayanthdodderi.chidanand@arm.com>
show more ...
|
| 1298f2f1 | 09-May-2022 |
Jayanth Dodderi Chidanand <jayanthdodderi.chidanand@arm.com> |
feat(brbe): add brbe under feature detection mechanism
This change adds "FEAT_BRBE" to be part of feature detection mechanism.
Previously feature enablement flags were of boolean type, possessing e
feat(brbe): add brbe under feature detection mechanism
This change adds "FEAT_BRBE" to be part of feature detection mechanism.
Previously feature enablement flags were of boolean type, possessing either 0 or 1. With the introduction of feature detection procedure we now support three states for feature enablement build flags(0 to 2).
Accordingly, "ENABLE_BRBE_FOR_NS" flag is now modified from boolean to numeric type to align with the feature detection.
Signed-off-by: Jayanth Dodderi Chidanand <jayanthdodderi.chidanand@arm.com> Change-Id: I1eb52863b4afb10b808e2f0b6584a8a210d0f38c
show more ...
|
| 7b1a6a08 | 19-May-2022 |
Venkatesh Yadav Abbarapu <venkatesh.abbarapu@xilinx.com> |
fix(zynqmp): resolve the misra 8.6 warnings
MISRA Violation: MISRA-C:2012 R.8.6 - Function is declared but never defined.
Signed-off-by: Venkatesh Yadav Abbarapu <venkatesh.abbarapu@xilinx.com> Cha
fix(zynqmp): resolve the misra 8.6 warnings
MISRA Violation: MISRA-C:2012 R.8.6 - Function is declared but never defined.
Signed-off-by: Venkatesh Yadav Abbarapu <venkatesh.abbarapu@xilinx.com> Change-Id: I0df53ef4b2c91fa8ec3bf3e5491bf37dd7400685
show more ...
|
| ffa91031 | 19-May-2022 |
Venkatesh Yadav Abbarapu <venkatesh.abbarapu@xilinx.com> |
fix(zynqmp): resolve the misra 4.6 warnings
MISRA Violation: MISRA-C:2012 R.4.6 - Using basic numerical type int rather than a typedef that includes size and signedness information.
Signed-off-by:
fix(zynqmp): resolve the misra 4.6 warnings
MISRA Violation: MISRA-C:2012 R.4.6 - Using basic numerical type int rather than a typedef that includes size and signedness information.
Signed-off-by: Venkatesh Yadav Abbarapu <venkatesh.abbarapu@xilinx.com> Change-Id: I9fb686e7aa2b85af6dfcb7bb5f87eddf469fb85c
show more ...
|
| 5e529e32 | 03-Jun-2022 |
Madhukar Pappireddy <madhukar.pappireddy@arm.com> |
Merge "fix(plat/zynqmp): fix coverity scan warnings" into integration |
| 950dc3a1 | 02-Jun-2022 |
Madhukar Pappireddy <madhukar.pappireddy@arm.com> |
Merge "feat(plat/xilinx/zynqmp): optimization on pinctrl_functions" into integration |
| 67656351 | 02-Jun-2022 |
Madhukar Pappireddy <madhukar.pappireddy@arm.com> |
Merge changes Idafbe02d,Ib01eb5ce into integration
* changes: fix(scmi-msg): base: fix protocol list querying fix(scmi-msg): base: fix protocol list response size |
| 95e4908e | 19-May-2022 |
Ahmad Fatoum <a.fatoum@pengutronix.de> |
feat(stm32mp1): extend STM32MP_EMMC_BOOT support to FIP format
STM32MP_EMMC_BOOT allowed placing SSBL into the eMMC boot partition along with FSBL. This allows atomic update of both FSBL and SSBL at
feat(stm32mp1): extend STM32MP_EMMC_BOOT support to FIP format
STM32MP_EMMC_BOOT allowed placing SSBL into the eMMC boot partition along with FSBL. This allows atomic update of both FSBL and SSBL at the same time. Previously, this was only possible for the FSBL, as the eMMC layout expected by TF-A had a single SSBL GPT partition in the eMMC user area. TEE binaries remained in dedicated GPT partitions whether STM32MP_EMMC_BOOT was on or off.
The new FIP format collects SSBL and TEE partitions into a single binary placed into a GPT partition. Extend STM32MP_EMMC_BOOT, so eMMC-booted TF-A first uses a FIP image placed at offset 256K into the active eMMC boot partition. If no FIP magic is detected at that offset or if STM32MP_EMMC_BOOT is disabled, the GPT on the eMMC user area will be consulted as before.
This allows power fail-safe update of all firmware using the built-in eMMC boot selector mechanism, provided it fits into the boot partition - SZ_256K. SZ_256K was chosen because it's the same offset used with the legacy format and because it's the size of the on-chip SRAM, where the STM32MP15x BootROM loads TF-A into. As such, TF-A may not exceed this size limit for existing SoCs.
Signed-off-by: Ahmad Fatoum <a.fatoum@pengutronix.de> Change-Id: Id7bec45652b3a289ca632d38d4b51316c5efdf8d
show more ...
|
| 01c5dd5e | 31-May-2022 |
Ahmad Fatoum <a.fatoum@pengutronix.de> |
refactor(mmc): replace magic value with new PART_CFG_BOOT_PARTITION_NO_ACCESS
Disabling access to the boot partition reverts the MMC to read from the user area. Add a macro to make this clearer.
Su
refactor(mmc): replace magic value with new PART_CFG_BOOT_PARTITION_NO_ACCESS
Disabling access to the boot partition reverts the MMC to read from the user area. Add a macro to make this clearer.
Suggested-by: Manish V Badarkhe <Manish.Badarkhe@arm.com> Signed-off-by: Ahmad Fatoum <a.fatoum@pengutronix.de> Change-Id: I34a5a987980bb4690d08d255f465b11a4697ed5a
show more ...
|
| f85041a6 | 23-May-2022 |
Ahmad Fatoum <a.fatoum@pengutronix.de> |
refactor(mmc): export user/boot partition switch functions
At the moment, mmc_boot_part_read_blocks() takes care to switch to the boot partition before transfer and back afterwards. This can introdu
refactor(mmc): export user/boot partition switch functions
At the moment, mmc_boot_part_read_blocks() takes care to switch to the boot partition before transfer and back afterwards. This can introduce large overhead when reading small chunks. Give consumers of the API more control by exporting mmc_part_switch_current_boot() and mmc_part_switch_user().
Signed-off-by: Ahmad Fatoum <a.fatoum@pengutronix.de> Change-Id: Ib641f188071bb8e0196f4af495ec9ad4a292284f
show more ...
|